SC18IS602BIPW,112 NXP Semiconductors, SC18IS602BIPW,112 Datasheet - Page 3

• Manufacturer Part Number: SC18IS602BIPW,112
• Description: IC BRIDGE SPI/I2C 16-TSSOP
• Manufacturer: NXP Semiconductors

Specifications of SC18IS602BIPW,112

• Controller Type: I²C Bus Controller
• Interface: I²C
• Voltage - Supply: 2.4 V ~ 3.6 V
• Current - Supply: 11mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP
• Operating Temperature Classification: Military
• Operating Temperature (max): 125C
• Package Type: TSSOP
• Rad Hardened: No
• Maximum Operating Frequency: 4.5 MHz
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 55 C
• Mounting Style: SMD/SMT
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.4 V
• For Use With: 568-4705 - DEMO BOARD I2C TO SPI SC18IS602
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 568-4785-5; 935286182112; SC18IS602BIPW; SC18IS602BIPW,112; SC18IS602BIPW

NXP Semiconductors
6. Pinning information
SC18IS602B
Product data sheet
6.1 Pinning
6.2 Pin description
Table 2.
Symbol
SS0/GPIO0
SS1/GPIO1
RESET
V
MISO
MOSI
SDA
SCL
INT
SS2/GPIO2
SPICLK
V
SS3/GPIO3
A0
A1
A2
Fig 2.
SS
DD
Pin configuration for TSSOP16
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
All information provided in this document is subject to legal disclaimers.
SS0/GPIO0
SS1/GPIO1
Rev. 5 — 3 August 2010
RESET
Type
I/O
I/O
I
-
I
O
I/O
I
O
I/O
O
-
I/O
I
I
I
MISO
MOSI
SDA
SCL
V
SS
1
2
3
4
5
6
7
8
Description
SPI slave select output 0 (active LOW) or GPIO 0
SPI slave select output 1 (active LOW) or GPIO 1
reset input (active LOW)
ground supply
Master In, Slave Out
Master Out, Slave In
I
I
interrupt output (active LOW)
SPI slave select output 2 (active LOW) or GPIO 2
SPI clock
supply voltage
SPI slave select output 3 (active LOW) or GPIO 3
address input 0
address input 1
address input 2
2
2
C-bus data
C-bus clock
SC18IS602BIPW
002aac441
16
15
14
13
12
11
10
9
A2
A1
A0
SS3/GPIO3
V
SPICLK
SS2/GPIO2
INT
DD
SC18IS602B
I
2
C-bus to SPI bridge
© NXP B.V. 2010. All rights reserved.
3 of 25