CS42516-DQZR Cirrus Logic Inc, CS42516-DQZR Datasheet - Page 4
![IC CODEC S/PDIF RCVR 64-LQFP](/photos/6/80/68091/mfg_cs425_series_sml.jpg)
CS42516-DQZR
Manufacturer Part Number
CS42516-DQZR
Description
IC CODEC S/PDIF RCVR 64-LQFP
Manufacturer
Cirrus Logic Inc
Type
Audio Codecr
Datasheet
1.CS42516-CQZ.pdf
(91 pages)
Specifications of CS42516-DQZR
Package / Case
64-LQFP
Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
2 / 6
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
114 / 110
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.13 V ~ 5.25 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Number Of Adc Inputs
2
Number Of Dac Outputs
6
Conversion Rate
192 KSPs
Interface Type
Serial (I2C, SPI)
Resolution
24 bit
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Number Of Channels
2 ADC, 6 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1502 - BOARD EVAL FOR CS42518 CODEC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS42516-DQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
CS42516
11. APPENDIX D: EXTERNAL AES3-S/PDIF-IEC60958 RECEIVER COMPONENTS .......................... 81
11.1 AES3 Receiver External Components .......................................................................................... 81
12. APPENDIX E: ADC FILTER PLOTS .................................................................................................. 82
13. APPENDIX F: DAC FILTER PLOTS .................................................................................................. 84
14. PACKAGE DIMENSIONS
............................................................................................................... 88
THERMAL CHARACTERISTICS .......................................................................................................... 88
15. ORDERING INFORMATION .............................................................................................................. 89
16. REFERENCES .................................................................................................................................... 89
17. REVISION HISTORY ......................................................................................................................... 90
LIST OF FIGURES
Figure 1.Serial Audio Port Master Mode Timing ....................................................................................... 12
Figure 2.Serial Audio Port Slave Mode Timing ......................................................................................... 12
Figure 3.Control Port Timing - I²C Format ................................................................................................. 13
Figure 4.Control Port Timing - SPI Format ................................................................................................ 14
Figure 5.Typical Connection Diagram ....................................................................................................... 20
Figure 6.Full-Scale Analog Input ............................................................................................................... 21
Figure 7.Full-Scale Output ........................................................................................................................ 22
Figure 8.ATAPI Block Diagram (x = channel pair 1, 2, or 3) ..................................................................... 23
Figure 9.CS42516 Clock Generation ........................................................................................................ 25
Figure 10.I²S Serial Audio Formats ........................................................................................................... 29
Figure 11.Left-Justified Serial Audio Formats ........................................................................................... 30
Figure 12.Right-Justified Serial Audio Formats ......................................................................................... 30
Figure 13.One Line Mode #1 Serial Audio Format .................................................................................... 31
Figure 14.One Line Mode #2 Serial Audio Format .................................................................................... 31
Figure 15.ADCIN1/ADCIN2 Serial Audio Format ...................................................................................... 32
Figure 16.OLM Configuration #1 ............................................................................................................... 33
Figure 17.OLM Configuration #2 ............................................................................................................... 34
Figure 18.OLM Configuration #3 ............................................................................................................... 35
Figure 19.OLM Configuration #4 ............................................................................................................... 36
Figure 20.OLM Configuration #5 ............................................................................................................... 37
Figure 21.Control Port Timing in SPI Mode .............................................................................................. 38
Figure 22.Control Port Timing, I²C Write ................................................................................................... 39
Figure 23.Control Port Timing, I²C Read ................................................................................................... 39
Figure 24.Recommended Analog Input Buffer .......................................................................................... 73
Figure 25.Recommended Analog Output Buffer ....................................................................................... 73
Figure 26.Channel Status Data Buffer Structure ....................................................................................... 75
Figure 27.PLL Block Diagram ................................................................................................................... 77
Figure 28.Jitter-Attenuation Characteristics of PLL - Configurations 1 & 2 ............................................... 79
Figure 29.Jitter-Attenuation Characteristics of PLL - Configuration 3 ....................................................... 79
Figure 30.Recommended Layout Example ............................................................................................... 80
Figure 31.Consumer Input Circuit ............................................................................................................. 81
Figure 32.S/PDIF MUX Input Circuit ......................................................................................................... 81
Figure 33.TTL/CMOS Input Circuit ............................................................................................................ 81
Figure 34.Single-Speed Mode Stopband Rejection .................................................................................. 82
Figure 35.Single-Speed Mode Transition Band ........................................................................................ 82
Figure 36.Single-Speed Mode Transition Band (Detail) ............................................................................ 82
Figure 37.Single-Speed Mode Passband Ripple ...................................................................................... 82
Figure 38.Double-Speed Mode Stopband Rejection ................................................................................. 82
Figure 39.Double-Speed Mode Transition Band ....................................................................................... 82
Figure 40.Double-Speed Mode Transition Band (Detail) .......................................................................... 83
Figure 41.Double-Speed Mode Passband Ripple ..................................................................................... 83
Figure 42.Quad-Speed Mode Stopband Rejection ................................................................................... 83
4
DS583F1