CS42448-DQZ Cirrus Logic Inc, CS42448-DQZ Datasheet - Page 21

IC CODEC 108DB 192KHZ 64LQFP

CS42448-DQZ

Manufacturer Part Number
CS42448-DQZ
Description
IC CODEC 108DB 192KHZ 64LQFP
Manufacturer
Cirrus Logic Inc
Type
Audio Codecr
Datasheet

Specifications of CS42448-DQZ

Package / Case
64-LQFP
Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
6 / 8
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
105 / 108 (Differential), 102 / 105 (Single-Ended)
Voltage - Supply, Analog
3.14 V ~ 5.25 V
Voltage - Supply, Digital
3.14 V ~ 5.25 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Number Of Adc Inputs
10
Number Of Dac Outputs
8
Conversion Rate
192 KSPs
Interface Type
Serial (I2C, SPI)
Resolution
24 bit
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Number Of Channels
6 ADC, 8 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1151 - BOARD EVAL FOR CS42448 CODEC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
598-1615

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42448-DQZ
Manufacturer:
CIRRUS
Quantity:
160
Part Number:
CS42448-DQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42448-DQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS42448-DQZR
Manufacturer:
CIRRUS
Quantity:
32 000
Part Number:
CS42448-DQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
DS648F3
SWITCHING SPECIFICATIONS - CONTROL PORT - I²C MODE
VLC = 1.8 V - 5.0 V, VLS = VD = 3.3 V, VA = 5.0 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, SDA C
Notes:
SCL Clock Frequency
RST Rising Edge to Start
Bus Free Time Between Transmissions
Start Condition Hold Time (prior to first clock pulse)
Clock Low time
Clock High Time
Setup Time for Repeated Start Condition
SDA Hold Time from SCL Falling
SDA Setup time to SCL Rising
Rise Time of SCL and SDA
Fall Time SCL and SDA
Setup Time for Stop Condition
Acknowledge Delay from SCL Falling
R S T
S D A
S C L
22. Data must be held for sufficient time to bridge the transition time, t
23. Guaranteed by design.
Stop
t
t
irs
buf
Start
Parameter
t
t
hdst
lo w
Figure 8. Control Port Timing - I²C Format
t
hdd
t
high
t sud
(Note 22)
(Note 23)
(Note 23)
t ack
Symbol
t
t
t
t
t
t
t
susp
t
t
f
hdst
high
sust
t
hdd
low
sud
t
ack
buf
t
scl
irs
rc
fc
R e p e a te d
t sust
Sta rt
fc
, of SCL.
Min
500
250
300
4.7
4.0
4.7
4.0
4.7
4.7
0
-
-
-
t
hdst
t rd
t rc
t fc
1000
Max
100
300
1
-
-
-
-
-
-
-
-
-
L
t fd
CS42448
= 30 pF.
Stop
t susp
Unit
kHz
ns
µs
µs
µs
µs
µs
µs
ns
µs
ns
µs
ns
21

Related parts for CS42448-DQZ