CS42418-CQZ Cirrus Logic Inc, CS42418-CQZ Datasheet - Page 48
![IC CODEC 8CH PLL 192KHZ 64LQFP](/photos/6/80/68060/cs42418-cqz_sml.jpg)
CS42418-CQZ
Manufacturer Part Number
CS42418-CQZ
Description
IC CODEC 8CH PLL 192KHZ 64LQFP
Manufacturer
Cirrus Logic Inc
Type
General Purposer
Datasheet
1.CS42418-CQZ.pdf
(73 pages)
Specifications of CS42418-CQZ
Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
2 / 8
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
114 / 110
Voltage - Supply, Analog
4.75 V ~ 5 V
Voltage - Supply, Digital
3.13 V ~ 5.25 V
Operating Temperature
-10°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Audio Codec Type
Stereo
No. Of Adcs
2
No. Of Dacs
8
No. Of Input Channels
2
No. Of Output Channels
15
Adc / Dac Resolution
24bit
Adcs / Dacs Signal To Noise Ratio
110dB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
598-1029
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS42418-CQZ
Manufacturer:
CIRRUS
Quantity:
498
Company:
Part Number:
CS42418-CQZ
Manufacturer:
CRYSTAL
Quantity:
455
Company:
Part Number:
CS42418-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42418-CQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS42418-CQZR
Manufacturer:
GENESYS
Quantity:
792
Company:
Part Number:
CS42418-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
48
6.7
6.7.1
6.7.2
6.7.3
RMCK_DIV1
7
Clock Control (address 06h)
RMCK DIVIDE (RMCK_DIVX)
OMCK FREQUENCY (OMCK FREQX)
PLL LOCK TO LRCK (PLL_LRCK)
Default = 00
Function:
Default = 00
Function:
Default = 0
0 - Disabled
1 - Enabled
Function:
When enabled, the internal PLL of the CS42418 will lock to the ADC_LRCK of the ADC serial port
(ADC_LRCK) while the ADC_SP is in Slave Mode.
Divides/multiplies the internal MCLK, either from the PLL or OMCK, by the selected factor.
Sets the appropriate frequency for the supplied OMCK.
RMCK_DIV0
OMCK Freq1 OMCK Freq0
6
0
0
1
1
OMCK Freq1
RMCK_DIV1 RMCK_DIV0
5
0
0
1
1
Table 10. OMCK Frequency Settings
0
1
0
1
Table 9. RMCK Divider Settings
OMCK Freq0
11.2896 MHz or 12.2880 MHz
16.9344 MHz or 18.4320 MHz
22.5792 MHz or 24.5760 MHz
Reserved
4
0
1
0
1
PLL_LRCK
Description
Multiply by 2
Divide by 1
Divide by 2
Divide by 4
3
Description
SW_CTRL1
2
SW_CTRL0
1
FRC_PLL_LK
CS42418
DS603F1
0