MC68306EH16B Freescale Semiconductor, MC68306EH16B Datasheet - Page 137

IC MPU INTEGRATED 16MHZ 132-PQFP

MC68306EH16B

Manufacturer Part Number
MC68306EH16B
Description
IC MPU INTEGRATED 16MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68306EH16B

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Cpu Speed
16.7MHz
No. Of Timers
1
Embedded Interface Type
UART
Digital Ic Case Style
PQFP
Supply Voltage Range
4.75V To 5.25V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68306EH16B
Manufacturer:
DATEL
Quantity:
87
Part Number:
MC68306EH16B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306EH16BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
6.4.1.6 RECEIVER BUFFER (DURB). The receiver buffer contains three receiver holding
registers and a serial shift register. The channel's RxDx pin is connected to the serial shift
register. The holding registers act as a FIFO. The CPU reads from the top of the stack
while the receiver shifts and updates from the bottom of the stack when the shift register
has been filled (see Figure 6-4).
RB7–RB0—These bits contain the character in the receiver buffer.
6.4.1.7 TRANSMITTER BUFFER (DUTB). The transmitter buffer consists of two registers,
the transmitter holding register and the transmitter shift register (see Figure 6-4). The
holding register accepts characters from the bus master if the TxRDY bit in the channel's
DUSR is set. A write to the transmitter buffer clears the TxRDY bit, inhibiting any more
characters until the shift register is ready to accept more data. When the shift register is
empty, it checks to see if the holding register has a valid character to be sent (TxRDY bit
cleared). If there is a valid character, the shift register loads the character and reasserts
the TxRDY bit in the channel's DUSR. Writes to the transmitter buffer when the channel's
DUSR TxRDY bit is clear and when the transmitter is disabled have no effect on the
transmitter buffer.
TB7–TB0—These bits contain the character in the transmitter buffer.
6.4.1.8 INPUT PORT CHANGE REGISTER (DUIPCR). The DUIPCR shows the current
state and the change-of-state for the IP0, IP1, and IP2 pins.
MOTOROLA
local loopback mode or multidrop mode, the receiver operates even though this
command is selected. If the receiver is already disabled, this command has no effect.
Do Not Use—Do not use this bit combination because the result is indeterminate.
DURBA, DURBB
Read Only
DUTBA, DUTBB
Write Only
DUIPCR
Read Only
RESET:
RESET:
RESET:
Freescale Semiconductor, Inc.
RB7
TB7
7
0
7
0
7
0
0
For More Information On This Product,
COS2
RB6
TB6
6
0
6
0
6
0
MC68306 USER'S MANUAL
Go to: www.freescale.com
COS1
RB5
TB5
5
0
5
0
5
0
COS0
RB4
TB4
4
0
4
0
4
0
RB3
TB3
3
0
3
0
3
1
1
RB2
TB2
IP2
IP2
2
0
2
0
2
RB1
TB1
IP1
IP1
1
0
1
0
1
RB0
TB0
IP0
IP0
0
0
0
0
0
6-29

Related parts for MC68306EH16B