MC68HC000EI16 Freescale Semiconductor, MC68HC000EI16 Datasheet - Page 113
MC68HC000EI16
Manufacturer Part Number
MC68HC000EI16
Description
IC MPU 32BIT 16MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Specifications of MC68HC000EI16
Processor Type
M680x0 32-Bit
Speed
16MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Family Name
M68000
Device Core
ColdFire
Device Core Size
16/32Bit
Frequency (max)
16MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC000EI16
Manufacturer:
TI
Quantity:
604
Company:
Part Number:
MC68HC000EI16
Manufacturer:
FREESCALE
Quantity:
2 900
Company:
Part Number:
MC68HC000EI16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68HC000EI16R2
Manufacturer:
FREESCAL
Quantity:
8 831
Company:
Part Number:
MC68HC000EI16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
7.9 JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION
Table 7-11 lists the timing data for the jump (JMP), jump to subroutine (JSR), load
effective address (LEA), push effective address (PEA), and move multiple registers
(MOVEM) instructions. The total number of clock periods, the number of read cycles, and
the number of write cycles are shown in the previously described format.
Instruction
JMP
JSR
LEA
PEA
MOVEM
M
MOVEM
R
7.10 MULTIPRECISION INSTRUCTION EXECUTION TIMES
Table 7-12 lists the timing data for multiprecision instructions. The numbers of clock
periods include the times to fetch both operands, perform the operations, store the results,
and read the next instructions. The total number of clock periods, the number of read
cycles, and the number of write cycles are shown in the previously described format.
The following notation applies in Table 7-12:
7-8
*The size of the index register (Xn) does not affect the instruction's execution time.
n is the number of registers to move.
Dn — Data register operand
M — Memory operand
M
R
EXECUTION TIMES
Table 7-11. JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times
Word
Long
Word
Long
Size
—
—
—
—
(6+2n/0)
(6+4n/0)
24+16n
16+16n
16 (4/0)
32 (4/4)
24 (2/4)
24+8n
16+8n
8(2/0)
(4/2n)
(4/4n)
(An)
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
(6+2n/0)
(6+4n/0)
24+16n
24+8n
(An)+
—
—
—
—
—
—
—
—
16+16n
16+8n
(4/2n)
(4/4n)
–(An)
—
—
—
—
—
—
(d 16 ,An) (d 8 ,An,Xn)+
(8+2n/0)
(8+4n/0)
32+16n
24+16n
18 (4/0)
34 (4/4)
16 (4/0)
32 (4/4)
32+8n
24+8n
(6/2n)
(6/4n)
(8+2n/0)
(8+4n/0)
34+16n
26+16n
22 (4/0)
38 (4/4)
20 (4/0)
36 (4/4)
34+8n
26+8n
(6/2n)
(10+n/0)
(8+4n/0)
(xxx).W
32+16n
24+16n
18 (4/0)
34 (4/4)
16 (4/0)
32 (4/4)
32+8n
24+8n
(6/2n)
(8/4n)
(10+2n/0)
(8+4n/0)
40+16n
32+16n
(xxx).L
24 (6/0)
40 (6/4)
24 (6/0)
40 (6/4)
40+8n
32+8n
(8/2n)
(6/4n)
(d 16 PC)
(8+2n/0)
(8+4n/0)
32+16n
18 (4/0)
34 (4/4)
16 (4/0)
32 (4/4)
32+8n
—
—
—
—
(d 8 , PC, Xn)*
MOTOROLA
(8+2n/0)
(8+4n/0)
34+16n
22 (4/0)
32 (4/4)
20 (4/0)
36 (4/4)
34+8n
—
—
—
—