Z8018216FSG Zilog, Z8018216FSG Datasheet - Page 51
![IC 16MHZ STATIC MIMIC 100-QFP](/photos/6/76/67668/269-100-qfp_sml.jpg)
Z8018216FSG
Manufacturer Part Number
Z8018216FSG
Description
IC 16MHZ STATIC MIMIC 100-QFP
Manufacturer
Zilog
Datasheet
1.Z8018233FSG.pdf
(109 pages)
Specifications of Z8018216FSG
Processor Type
Z180
Features
Smart Peripheral Controller
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
100-QFP
Processor Series
Z8018xx
Core
Z80
Data Bus Width
8 bit
Program Memory Type
ROMLess
Interface Type
UART
Maximum Clock Frequency
16 MHz
Number Of Programmable I/os
24
Number Of Timers
2
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
CONTROL REGISTERS
DS971820600
Write Register 0 (non-multiplexed bus mode)
Write Register 1
Zilog
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
0
0
1
1
*
With Point High Command
0
1
0
1
Null Code
Reset Rx CRC Checker
Reset Tx CRC Generator
Reset Tx Underrun/EOM Latch
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
Null Code
Point High
Reset Ext/Status Interrupts
Send Abort (SDLC)
Enable Int on Next Rx Character
Reset Tx Int Pending
Error Reset
Reset Highest IUS
Rx Int Disable
Rx Int On First Character or Special Condition
Int On All Rx Characters or Special Condition
Rx Int On Special Condition Only
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Register 0
Register 1
Register 2
Register 3
Register 4
Register 5
Register 6
Register 7
Register 8
Register 9
Register 10
Register 11
Register 12
Register 13
Register 14
Register 15
Ext Int Enable
Tx Int Enable
Parity is Special Condition
WAIT/DMA Request On
Receive//Transmit
/WAIT/DMA Request Function
WAIT/DMA Request Enable
Figure 52. Write Register Bit Functions
*
P R E L I M I N A R Y
PS009801-0301
Write Register 2
Write Register 3
Write Register 4
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Rx 5 Bits/Character
Rx 7 Bits/Character
Rx 6 Bits/Character
Rx 8 Bits/Character
X1 Clock Mode
X16 Clock Mode
X32 Clock Mode
X64 Clock Mode
0
0
1
1
0
1
0
1
8-Bit Sync Character
16-Bit Sync Character
SDLC Mode (01111110 Flag)
External Sync Mode
0
0
1
1
0
1
0
1
Sync Modes Enable
1 Stop Bit/Character
1 1/2 Stop Bits/Character
2 Stop Bits/Character
Parity Enable
Parity EVEN//ODD
V0
V1
V2
V3
V4
V5
V6
V7
Rx Enable
Sync Character Load Inhibit
Address Search Mode (SDLC)
Rx CRC Enable
Enter Hunt Mode
Auto Enables
Z
ILOG
I
NTELLIGENT
Interrupt
Vector
Z80182/Z8L182
P
ERIPHERAL
3-51