CY7C68013-100AC Cypress Semiconductor Corp, CY7C68013-100AC Datasheet - Page 41

IC MCU USB PERIPH HI SPD 100LQFP

CY7C68013-100AC

Manufacturer Part Number
CY7C68013-100AC
Description
IC MCU USB PERIPH HI SPD 100LQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB FX2LP™r
Datasheet

Specifications of CY7C68013-100AC

Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
CY7C680xx
Ram Size
16K x 8
Interface
I²C, USB, USART
Number Of I /o
40
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
Q1802289

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C68013-100AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C68013-100AC
Manufacturer:
CYPRESS
Quantity:
2 280
Part Number:
CY7C68013-100AC
Manufacturer:
CYPRESS
Quantity:
2 524
Part Number:
CY7C68013-100AC
Manufacturer:
CIY
Quantity:
20 000
Company:
Part Number:
CY7C68013-100AC
Quantity:
45
Company:
Part Number:
CY7C68013-100AC
Quantity:
2 880
9.5
Table 9-4. GPIF Synchronous Signals Parameters with Internally Sourced IFCLK
Table 9-5. GPIF Synchronous Signals Parameters with Externally Sourced IFCLK
Notes:
Document #: 38-08012 Rev. *C
13. Dashed lines denote signals with programmable polarity
14. GPIF asynchronous RDY
15. IFCLK must not exceed 48 MHz.
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
IFCLK
SRY
RYH
SGD
DAH
SGA
XGD
XCTL
IFCLK
SRY
RYH
SGD
DAH
SGA
XGD
XCTL
Parameter
Parameter
GPIF Synchronous Signals
IFCLK Period
RDY
Clock to RDY
GPIF Data to Clock Set-up Time
GPIF Data Hold Time
Clock to GPIF Address Propagation Delay
Clock to GPIF Data Output Propagation Delay
Clock to CTL
IFCLK Period
RDY
Clock to RDY
GPIF Data to Clock Set-up Time
GPIF Data Hold Time
Clock to GPIF Address Propagation Delay
Clock to GPIF Data Output Propagation Delay
Clock to CTL
x
signals have a minimum set-up time of 50 ns when using internal 48-MHz IFCLK.
X
X
GPIFADR[8:0]
DATA(output)
to Clock Set-up Time
to Clock Set-up Time
DATA(input)
Figure 9-4. GPIF Synchronous Signals Timing Diagram
RDY
IFCLK
CTL
X
X
X
X
Output Propagation Delay
Output Propagation Delay
X
X
Description
Description
t
SRY
t
SGD
t
XCTL
N
t
XGD
t
IFCLK
valid
t
RYH
t
t
DAH
SGA
N+1
20.83
20.83
Min.
Min.
8.9
9.2
2.9
3.7
3.2
4.5
0
0
[14, 15]
[15]
[13]
Max.
Max.
10.7
11.5
200
7.5
6.7
11
15
CY7C68013
Page 41 of 52
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CY7C68013-100AC