CY7C65113-SC Cypress Semiconductor Corp, CY7C65113-SC Datasheet - Page 35

• Manufacturer Part Number: CY7C65113-SC
• Description: IC MCU 8K USB HUB 4 PORT 28-SOIC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C65113-SC

• Applications: USB Hub/Microcontroller
• Core Processor: M8
• Program Memory Type: OTP (8 kB)
• Controller Series: USB Hub
• Ram Size: 256 x 8
• Interface: I²C, USB
• Number Of I /o: 11
• Voltage - Supply: 4 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 28-SOIC (7.5mm Width)
• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Package Type: SOIC
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: CY3649 - PROGRAMMER HI-LO USB M8428-1339 - KIT LOW SPEED PERSONALITY BOARD
• Lead Free Status / RoHS Status: Not Compliant, Contains lead / RoHS non-compliant
• Other names: 428-1331

Bit [0..6] : Resume x (where x = 1..7).
Bit 7 : Reserved.
Resume from a selectively suspended port, with the hub not in suspend, typically involves the following actions:
Resume when the hub is suspended typically involves these actions:
Firmware can choose to clear the Device Remote Wake-up bit (if set) to implement firmware timed states for port changes. All
allowed port changes wake the part. Then, the part can use internal timing to determine whether to take action or return to
suspend. If Device Remote Wake-up is set, automatic hardware assertions take place on Resume events.
16.5
USB status and control is regulated by the USB Status and Control Register, as shown in Figure 16-11. All bits in the register are
cleared during reset
.
Bits[2..0]: Control Action
Document #: 38-08002 Rev. *B
1. Hardware detects the Resume, drives a K to the port, and generates the hub interrupt. The corresponding bit in the Resume
2. Firmware responds to hub interrupt, and reads register 0x4E to determine the source of the Resume.
3. Firmware begins driving K on the port for 10 ms or more through register 0x4B.
4. Firmware clears the Selective Suspend bit for the port (0x4D), which clears the Resume bit (0x4E). This ends the hardware-driv-
5. Firmware drives a timed SE0 on the port for two low-speed bit times as appropriate. Firmware must disable interrupts during
6. Firmware drives a J on the port for one low-speed bit time, then it idles the port.
7. Firmware re-enables the port.
1. Hardware detects the Resume, drives a K on the upstream (which is then reflected to all downstream enabled ports), and
2. The part comes out of suspend and the clocks start.
3. Once the clocks are stable, firmware execution resumes. An internal counter ensures that this takes at least 1 ms. Firmware
4. The Resume ends when the host stops sending K from upstream. Firmware should check for changes to the Enable and
Hub Ports Resume
Bit #
Bit Name
Read/Write
Reset
USB Status and Control
Bit #
Bit Name
Read/Write
Reset
Status Register (0x4E) reads ‘1’ in this case.
en Resume, but the firmware-driven Resume continues. To prevent traffic being fed by the hub repeater to the port during or
just after the Resume, firmware should disable this port.
this SE0 so the SE0 pulse isn’t inadvertently lengthened, and appear as a bus reset to the downstream device.
generates the hub interrupt.
should check for Resume from any selectively suspended ports. If found, the Selective Suspend bit for the port should be
cleared; no other action is necessary.
Connect Registers. If a port has become disabled but is still connected, an SE0 has been detected on the port. The port should
be treated as having been reset, and should be reported to the host as newly connected.
When set to 1 Port x requesting to be resumed (set by hardware); default state is 0.
Set to 0.
Set to control action as per table 16-2.The three control bits allow the upstream port to be driven manually by firmware. For
normal USB operation, all of these bits must be cleared. Table 16-2 shows how the control bits affect the upstream port.
USB Upstream Port Status and Control
Reserved
Endpoint
R/W
Size
7
0
7
0
-
Resume 7
Endpoint
Mode
R/W
R
6
0
6
0
Figure 16-10. Hub Ports Resume Status Register
Figure 16-11. USB Status and Control Register
Resume 6
Upstream
D+
R
R
5
0
5
0
Resume 5
Upstream
D–
R
R
4
0
4
0
Bus Activity
Resume 4
R/W
R
3
0
3
0
Resume 3
Control
Action
Bit 2
R/W
R
2
0
2
0
Resume 2
Control
Action
Bit 1
R/W
R
1
0
1
0
CY7C65013
CY7C65113
Address 0x4E
Address 0x1F
Page 35 of 51
Resume 1
Control
Action
Bit 0
R/W
R
0
0
0
0