XCV812E-6FG900C Xilinx Inc, XCV812E-6FG900C Datasheet - Page 69

no-image

XCV812E-6FG900C

Manufacturer Part Number
XCV812E-6FG900C
Description
IC FPGA 1.8V C-TEMP 900-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-E EMr
Datasheet

Specifications of XCV812E-6FG900C

Number Of Logic Elements/cells
21168
Number Of Labs/clbs
4704
Total Ram Bits
1146880
Number Of I /o
556
Number Of Gates
254016
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
900-BBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCV812E-6FG900C
Manufacturer:
Panasonic
Quantity:
140
Part Number:
XCV812E-6FG900C
Manufacturer:
XILINX
Quantity:
1 205
Part Number:
XCV812E-6FG900C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCV812E-6FG900C
Manufacturer:
XILINX
0
Part Number:
XCV812E-6FG900C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XCV812E-6FG900CES
Manufacturer:
XILINX
0
CLB Arithmetic Switching Characteristics
Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment
listed. Precise values are provided by the timing analyzer.
DS025-3 (v2.3.2) March 14, 2003
Notes:
1.
Combinatorial Delays
F operand inputs to X via XOR
F operand input to XB output
F operand input to Y via XOR
F operand input to YB output
F operand input to COUT output
G operand inputs to Y via XOR
G operand input to YB output
G operand input to COUT output
BX initialization input to COUT
CIN input to X output via XOR
CIN input to XB
CIN input to Y via XOR
CIN input to YB
CIN input to COUT output
Multiplier Operation
F1/2 operand inputs to XB output via AND
F1/2 operand inputs to YB output via AND
F1/2 operand inputs to COUT output via AND
G1/2 operand inputs to YB output via AND
G1/2 operand inputs to COUT output via AND
Setup and Hold Times before/after Clock CLK
CIN input to FFX
CIN input to FFY
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but
if a “0” is listed, there is no positive hold time.
R
Description
(1)
Virtex™-E 1.8 V Extended Memory Field Programmable Gate Arrays
T
T
CCKX
CCKY
T
T
T
T
Symbol
T
www.xilinx.com
T
T
T
1-800-255-7778
T
T
T
T
T
T
GANDCY
GANDYB
T
FANDXB
FANDYB
FANDCY
T
T
T
OPGYB
OPCYG
OPCYF
T
CINXB
CINYB
OPXB
OPYB
OPGY
BXCY
CINX
CINY
OPX
OPY
BYP
/T
/T
CKCX
CKCY
0.47 / 0
0.49 / 0
0.32
0.35
0.59
0.48
0.37
0.34
0.47
0.36
0.19
0.27
0.02
0.26
0.16
0.05
0.10
0.28
0.17
0.20
0.09
Min
0.92 / 0
1.0 / 0
0.68
0.65
1.07
0.89
0.71
0.72
0.78
0.60
0.36
0.50
0.04
0.45
0.28
0.10
0.30
0.56
0.38
0.46
0.28
Speed Grade
-8
1.2 / 0
1.2 / 0
0.51
0.07
0.38
0.14
0.35
0.46
0.55
0.30
0.8
0.8
1.4
1.1
0.9
0.8
1.2
0.9
0.6
0.7
0.7
-7
1.3 / 0
1.3 / 0
0.57
0.08
0.43
0.15
0.39
0.51
0.34
0.8
0.9
1.5
1.3
1.0
0.9
1.3
1.0
0.7
0.7
0.8
0.7
-6
Module 3 of 4
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, min
ns, min
Units
13

Related parts for XCV812E-6FG900C