XC4VFX60-11FFG1152I Xilinx Inc, XC4VFX60-11FFG1152I Datasheet - Page 179
XC4VFX60-11FFG1152I
Manufacturer Part Number
XC4VFX60-11FFG1152I
Description
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r
Specifications of XC4VFX60-11FFG1152I
Number Of Logic Elements/cells
56880
Number Of Labs/clbs
6320
Total Ram Bits
4276224
Number Of I /o
576
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1152-BBGA, FCBGA
For Use With
HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC4VFX60-11FFG1152I
Manufacturer:
XILINX
Quantity:
104
Company:
Part Number:
XC4VFX60-11FFG1152I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX60-11FFG1152I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 179 of 406
- Download datasheet (6Mb)
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
Block RAM ECC Primitive
Block RAM ECC Port Description
R
Figure 4-35
Table 4-17
Table 4-17: Block RAM ECC Port Names and Descriptions
Notes:
1. Hamming code implemented in the block RAM ECC logic detects one of three conditions: no
WRADDR<8:0>
STATUS<1:0>
RDADDR<8:0>
detectable error, single-bit error detected and corrected on DO (but not corrected in the memory), and
double-bit error detected without correction. The result of STATUS<1:0> indicates these three
conditions.
Port Name
DO<63:0>
DI<63:0>
WRCLK
RDCLK
WREN
RDEN
SSR
lists and describes the block RAM ECC I/O port names.
shows RAMB32_S64_ECC, the block RAM ECC primitive.
Figure 4-35: RAMB32_S64_ECC: Block RAM ECC Primitive
(1)
Direction
Output
Output
Input
Input
Input
Input
Input
Input
Input
Input
www.xilinx.com
DI<63:0>
WRADDR<8:0>
RDADDR<8:0>
WREN
RDEN
S S R
WRCLK
RDCLK
Data input bus
Write address bus
Read address bus
Write enable. When WREN = 1, data will be written into
memory. When WREN = 0, write is disabled
Read enable. When RDEN = 1, data will be read from
memory. When RDEN = 0, read is disabled
Not supported when using the block RAM ECC primitive.
Always connect to GND.
Clock for write operations
Clock for read operations
Data output bus
Error status bus
RAMB32_S64_ECC
Built-in Block RAM Error Correction Code
STATUS<1:0>
DO<63:0>
Signal Description
ug070_4_ECC_022204
179
Related parts for XC4VFX60-11FFG1152I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 1152FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 1152FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-4 Family 56880 Cells 90nm (CMOS) Technology 1.2V 672-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-4 Family 56880 Cells 90nm (CMOS) Technology 1.2V 672-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet: