XC5VSX50T-1FFG1136C Xilinx Inc, XC5VSX50T-1FFG1136C Datasheet - Page 47

• Manufacturer Part Number: XC5VSX50T-1FFG1136C
• Description: IC FPGA VIRTEX-5 50K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 SXTr

Specifications of XC5VSX50T-1FFG1136C

• Total Ram Bits: 4866048
• Number Of Logic Elements/cells: 52224
• Number Of Labs/clbs: 4080
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• No. Of Logic Blocks: 4080
• No. Of Macrocells: 50000
• Family Type: Virtex-5
• No. Of Speed Grades: 1
• No. Of I/o's: 480
• Clock Management: DCM, PLL
• Core Supply: RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 122-1567

Clock Management Technology
Clock Management Summary
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
The Clock Management Tiles (CMTs) in the Virtex-5 family provide very flexible, high-
performance clocking. Each CMT contains two DCMs and one PLL.
simplified view of the center column resources including the CMT block, where the DCM
is located. Each CMT block contains two DCMs and one PLL.
X-Ref Target - Figure 2-1
www.xilinx.com
(Bottom Half DCMs/PLLs)
Figure 2-1: CMT Location
(Top Half DCMs/PLLs)
(Larger Devices Only)
(Larger Devices Only)
Config Blocks and
(Bottom Half)
(Bottom Half)
CMT Blocks
CMT Blocks
Config I/O
Config I/O
I/O Banks
(Top Half)
(Top Half)
I/O Banks
Clock I/O
Clock I/O
BUFGs
Center Column
Virtex-5 FPGA
UG190_c2_01_022609
Chapter 2
Figure 2-1
shows a
47