XC5VLX85T-1FFG1136C Xilinx Inc, XC5VLX85T-1FFG1136C Datasheet - Page 284

• Manufacturer Part Number: XC5VLX85T-1FFG1136C
• Description: IC FPGA VIRTEX-5 85K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX85T-1FFG1136C

• Total Ram Bits: 3981312
• Number Of Logic Elements/cells: 82944
• Number Of Labs/clbs: 6480
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• No. Of Logic Blocks: 12960
• No. Of Gates: 85000
• Family Type: Virtex-5 LXT
• No. Of Speed Grades: 1
• No. Of I/o's: 480
• Clock Management: PLL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1527

Chapter 6: SelectIO Resources
X-Ref Target - Figure 6-76
284
DCI
SSTL2_II_T_DCI (2.5V) Split-Thevenin Termination
SSTL2_II_T_DCI
R 0 = 25
Ω
Figure 6-76: SSTL2_II_T_DCI (2.5V) Split-Thevenin Termination
Figure 6-76
SSTL2_II_T_DCI (2.5V) with on-chip split-Thevenin termination. In this bidirectional I/O
standard, when 3-stated, the termination is invoked on the receiver and not on the driver.
V
Not 3-stated
REF
= 1.25V
IOB
shows a sample circuit illustrating a valid termination technique for
Z 0
www.xilinx.com
3-stated
IOB
V
CCO
2R
2R
= 2.5V
VRP
VRN
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
V
REF
= 1.25V
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
SSTL2_II_T_DCI
ug190_6_92_041206
R 0 = 25
+
–
Ω