EP1S60F1508C7N Altera, EP1S60F1508C7N Datasheet - Page 68

IC STRATIX FPGA 60K LE 1508-FBGA

EP1S60F1508C7N

Manufacturer Part Number
EP1S60F1508C7N
Description
IC STRATIX FPGA 60K LE 1508-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S60F1508C7N

Number Of Logic Elements/cells
57120
Number Of Labs/clbs
5712
Total Ram Bits
5215104
Number Of I /o
1022
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA
Quantity:
100
Part Number:
EP1S60F1508C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA
0
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Digital Signal Processing Block
2–54
Stratix Device Handbook, Volume 1
Table 2–13
DSP block multipliers can optionally feed an adder/subtractor or
accumulator within the block depending on the configuration. This
makes routing to LEs easier, saves LE routing resources, and increases
performance, because all connections and blocks are within the DSP
block. Additionally, the DSP block input registers can efficiently
implement shift registers for FIR filter applications.
Figure 2–30
18 × 18-bit multiplier mode.
configuration of the DSP block.
Notes to
(1)
(2)
EP1S10
EP1S20
EP1S25
EP1S30
EP1S40
EP1S60
EP1S80
Table 2–13. DSP Blocks in Stratix Devices
Device
Each device has either the number of 9 × 9-, 18 × 18-, or 36 × 36-bit multipliers
shown. The total number of multipliers for each device is not the sum of all the
multipliers.
The number of supported multiply functions shown is based on signed/signed
or unsigned/unsigned implementations.
Table
shows the number of DSP blocks in each Stratix device.
shows the top-level diagram of the DSP block configured for
2–13:
DSP Blocks
10
10
12
14
18
22
6
Figure 2–31
Multipliers
Total 9 × 9
112
144
176
48
80
80
96
shows the 9 × 9-bit multiplier
Notes
Total 18 × 18
Multipliers
(1),
24
40
40
48
56
72
88
(2)
Altera Corporation
Total 36 × 36
Multipliers
July 2005
10
10
12
14
18
22
6

Related parts for EP1S60F1508C7N