EP1S30F780I6 Altera, EP1S30F780I6 Datasheet - Page 99

IC STRATIX FPGA 30K LE 780-FBGA

EP1S30F780I6

Manufacturer Part Number
EP1S30F780I6
Description
IC STRATIX FPGA 30K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S30F780I6

Number Of Logic Elements/cells
32470
Number Of Labs/clbs
3247
Total Ram Bits
3317184
Number Of I /o
597
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
32470
# I/os (max)
597
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
32470
Ram Bits
3317184
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1861
EP1S30F780I6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S30F780I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S30F780I6
Manufacturer:
ALTERA
0
Part Number:
EP1S30F780I6
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EP1S30F780I6N
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EP1S30F780I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S30F780I6N
Manufacturer:
ALTERA
0
Figure 2–50. Global & Regional Clock Connections from Side Pins & Fast PLL Outputs
Notes to
(1)
(2)
Altera Corporation
July 2005
FPLL7CLK
FPLL8CLK
CLK1
CLK2
CLK3
CLK0
PLLs 1 to 4 and 7 to 10 are fast PLLs. PLLs 5, 6, 11, and 12 are enhanced PLLs.
The global or regional clocks in a fast PLL’s quadrant can drive the fast PLL input. A pin or other PLL must drive
the global or regional source. The source cannot be driven by internally generated logic before driving the fast PLL.
Figure
2–50:
PLL 7
PLL 1
PLL 2
PLL 8
g0
g0
g0
g0
l0
l1
l0
l1
l0
l1
l0
l1
2
Figure 2–50
and the CLK pins.
Figure 2–51
outputs and top CLK pins.
Regional
Clocks
shows the global and regional clocking from the PLL outputs
shows the global and regional clocking from enhanced PLL
Global
Clocks
Regional
Clocks
Stratix Device Handbook, Volume 1
2
l0
l1
g0
l0
l1
g0
l0
l1
g0
l0
l1
g0
PLL 10
PLL 4
PLL 3
PLL 9
Note
Stratix Architecture
(1),
(2)
FPLL10CLK
CLK10
CLK11
CLK8
CLK9
FPLL9CLK
2–85

Related parts for EP1S30F780I6