EP20K400EFC672-2X Altera, EP20K400EFC672-2X Datasheet - Page 38

• Manufacturer Part Number: EP20K400EFC672-2X
• Description: IC APEX 20KE FPGA 400K 672-FBGA
• Manufacturer: Altera
• Series: APEX-20K®r

Specifications of EP20K400EFC672-2X

• Number Of Logic Elements/cells: 16640
• Number Of Labs/clbs: 1664
• Total Ram Bits: 212992
• Number Of I /o: 488
• Number Of Gates: 1052000
• Voltage - Supply: 1.71 V ~ 1.89 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 672-FBGA
• Family Name: APEX 20K
• Number Of Usable Gates: 400000
• Number Of Logic Blocks/elements: 16640
• # Registers: 104
• # I/os (max): 488
• Frequency (max): 223MHz
• Process Technology: SRAM
• Operating Supply Voltage (typ): 1.8V
• Logic Cells: 16640
• Ram Bits: 212992
• Device System Gates: 1052000
• Operating Supply Voltage (min): 1.71V
• Operating Supply Voltage (max): 1.89V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 672
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 544-2095

APEX 20K Programmable Logic Device Family Data Sheet
38
Table 10
options in the Quartus II software.
The Quartus II software compiler can program these delays automatically
to minimize setup time while providing a zero hold time.
how fast bidirectional I/Os are implemented in APEX 20K devices.
The register in the APEX 20K IOE can be programmed to power-up high
or low after configuration is complete. If it is programmed to power-up
low, an asynchronous clear can control the register. If it is programmed to
power-up high, the register cannot be asynchronously cleared or preset.
This feature is useful for cases where the APEX 20K device controls an
active-low input or another device; it prevents inadvertent activation of
the input upon power-up.
Input pin to core delay
Input pin to input register delay
Core to output register delay
Output register t
Table 10. APEX 20K Programmable Delay Chains
Programmable Delays
describes the APEX 20K programmable delays and their logic
CO
delay
Decrease input delay to internal cells
Decrease input delay to input register
Decrease input delay to output register
Increase delay to output pin
Quartus II Logic Option
Altera Corporation
Figure 25
shows