EPF10K100ABI600-2 Altera, EPF10K100ABI600-2 Datasheet - Page 62
![IC FLEX 10KA FPGA 100K 600-BGA](/photos/6/74/67409/ds-600bga05-2_0_sml.jpg)
EPF10K100ABI600-2
Manufacturer Part Number
EPF10K100ABI600-2
Description
IC FLEX 10KA FPGA 100K 600-BGA
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet
1.EPF10K10ATC100-3.pdf
(128 pages)
Specifications of EPF10K100ABI600-2
Number Of Logic Elements/cells
4992
Number Of Labs/clbs
624
Total Ram Bits
24576
Number Of I /o
406
Number Of Gates
158000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
600-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF10K100ABI600-2
Manufacturer:
ALTERA
Quantity:
72
Company:
Part Number:
EPF10K100ABI600-2
Manufacturer:
ALTERA
Quantity:
249
62
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
EABAA
EABRCCOMB
EABRCREG
EABWP
EABWCCOMB
EABWCREG
EABDD
EABDATACO
EABDATASU
EABDATAH
EABWESU
EABWEH
EABWDSU
EABWDH
EABWASU
EABWAH
EABWO
Table 35. EAB Timing Macroparameters
Symbol
EAB address access delay
EAB asynchronous read cycle time
EAB synchronous read cycle time
EAB write pulse width
EAB asynchronous write cycle time
EAB synchronous write cycle time
EAB data-in to data-out valid delay
EAB clock-to-output delay when using output registers
EAB data/address setup time before clock when using input register
EAB data/address hold time after clock when using input register
EAB WE setup time before clock when using input register
EAB WE hold time after clock when using input register
EAB data setup time before falling edge of write pulse when not using input
registers
EAB data hold time after falling edge of write pulse when not using input
registers
EAB address setup time before rising edge of write pulse when not using
input registers
EAB address hold time after falling edge of write pulse when not using input
registers
EAB write enable to data output valid delay
Notes
Parameter
(1),
(6)
Altera Corporation
Conditions