EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 441
EP2AGX45DF29I5
Manufacturer Part Number
EP2AGX45DF29I5
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
Specifications of EP2AGX45DF29I5
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- Current page: 441 of 692
- Download datasheet (22Mb)
Chapter 1: Transceiver Architecture in Arria II Devices
Functional Modes
Figure 1–54. Transceiver Configurations in Basic Double-Width Mode with a 20-Bit PMA-PCS Interface for Arria II
Devices
Notes to
(1) The maximum data rate specification shown in
(2) The byte ordering block is available only if you select the word alignment pattern length of 20 bits.
(3) Arria II GX I3 devices can support up to 6.375 Gbps. For more information, refer to the
December 2010 Altera Corporation
FPGA Fabric-to-Transceiver
Interface Width
Functional Mode
Data Rate (Gbps) (2)
Number of Channels
Low-Latency PCS
Word Aligner (Pattern Length)
8B/10B Encoder/Decoder
Rate Match FIFO
Byte SERDES
Data Rate (Gbps)
Byte Ordering
FPGA Fabric-to-Transceiver
Interface Frequency (MHz)
TX PCS Latency (FPGA
Fabric-Transceiver Interface
Clock Cycles)
RX PCS Latency (FPGA
Fabric-Transceiver Interface
Clock Cycles)
Figure
1–54:
Figure 1–54
functional mode with a 20-bit PMA-PCS interface.
Disabled
Disabled
1.0 - 5.0
10 - 12
20-Bit
5 - 6
50 -
250
Disabled
Disabled
Disabled
Manual Alignment
4 - 5.5
40-Bit
212.5
6.5 -
25 -
(7-, 10-, 20-Bit)
8.5
1.0 - 6.375
Enabled
Enabled(2)
shows Arria II transceiver configurations allowed in Basic double-width
40-Bit
4 - 5.5
212.5
25 -
6.5 -
8.5
Figure 1–54
1.0 - 5.0
Disabled
Disabled
16-Bit
10 - 12
50 -
250
5 - 6
Disabled
Disabled
32-Bit
4 - 5.5
212.5
25 -
6.5 -
1.0 - 6.375
8.5
is valid only for the -3 (fastest) speed grade devices.
Enabled
Enabled(2)
4 - 5.5
Enabled
32-Bit
212.5
25 -
6.5 -
8.5
Disabled
Basic Double-Width 20-Bit PMA-PCS Interface
1.0 - 5.0 1.0 - 6.375
Disabled Enabled
Disabled
16-Bit
22 - 26 13 - 16
5 - 6
50 -
250
Enabled
Disabled
32-Bit
212.5
4 - 5.5
25 -
1.0 - 6.375 (3)
×1, ×4, ×8
Device Datasheet for Arria II
1.0 - 5.0 1.0 - 6.375 1.0 - 5.0 1.0 - 6.375
Disabled Enabled
Disabled
10 - 12
20-Bit
50 -
250
5 - 6
Disabled
Disabled
Arria II Device Handbook Volume 2: Transceivers
Disabled
40-Bit
4 - 5.5
212.5
6.5 -
25 -
(7-, 10-, 20-Bit)
8.5
Bit Slip
Disabled Enabled
Disabled
10 - 12
16-Bit
5 - 6
50 -
250
Disabled
Enabled
Disabled
4 - 5.5
32-Bit
212.5
6.5 -
25 -
8.5
Devices.
Disabled
1.0 - 5.0 1.0 - 6.375
Disabled
10-Bit
3 - 4
4 - 5
50 -
250
Disabled
Disabled
Disabled
Enabled
Disabled
Enabled
4 - 5.5
3 - 4.5
20-Bit
212.5
25 -
1–55
Related parts for EP2AGX45DF29I5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: