EP4CGX110CF23I7N Altera, EP4CGX110CF23I7N Datasheet - Page 414
EP4CGX110CF23I7N
Manufacturer Part Number
EP4CGX110CF23I7N
Description
IC CYCLONE IV FPGA 110K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX110CF23I7N
Number Of Logic Elements/cells
109424
Number Of Labs/clbs
6839
Total Ram Bits
5490000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 414 of 478
- Download datasheet (13Mb)
3–24
Table 3–5. rx_dataoutfull[31..0] FPGA Fabric-Transceiver Channel Interface Signal Descriptions (Part 3 of 3)
Cyclone IV Device Handbook, Volume 2
FPGA Fabric-Transceiver
Channel Interface Description
20-bit FPGA fabric-Transceiver
Channel Interface with PCS-PMA set
to 10 bits
f
Data Rate Reconfiguration Mode Using RX Local Divider
The RX local divider resides in the RX PMA block for every channels. This is a
hardware feature where a /2 divider is available in each of the receiver channel for the
supported device. You can use this RX local divider to reconfigure the data rate at the
receiver channel. This can be used for protocols such as SDI that has data rates in
divisions of 2.
By using this RX local divider, you can support two different data rates without using
additional transceiver PLLs. This dynamic reconfiguration mode is available only for
the receiver and not applicable to the transmitter. This reconfiguration mode using the
RX local divider (/2) is only supported and available in EP4CGX30 (F484 package),
EP4CGX50, and EP4CGX75 devices.
For more information about this RX local divider, refer to the
Transceiver Architecture
Receive Signal Description (Based on Cyclone IV GX Supported FPGA
Fabric-Transceiver Channel Interface Widths)
Two 10-bit Data (rx_dataout)
rx_dataoutfull[9:0] - rx_dataout (LSByte) and
rx_dataoutfull[25:16] - rx_dataout (MSByte)
wo Receiver Sync Status Bits
rx_dataoutfull[10] - rx_syncstatus (LSB) and rx_dataoutfull[26] -
rx_syncstatus (MSB)
rx_dataoutfull[11] and rx_dataoutfull[27]: 8B/10B disparity error
indicator (rx_disperr)
Two Receiver Pattern Detect Bits
rx_dataoutfull[12] - rx_patterndetect (LSB) and
rx_dataoutfull[28] - rx_patterndetect (MSB)
rx_dataoutfull[13] and rx_dataoutfull[29]: Rate Match FIFO deletion
status indicator (rx_rmfifodatadeleted) in non-PCI Express (PIPE) functional
modes
rx_dataoutfull[14] and rx_dataoutfull[30]: Rate Match FIFO insertion
status indicator (rx_rmfifodatainserted) in non-PCI Express (PIPE) functional
modes
rx_dataoutfull[15] and rx_dataoutfull[31]: 8B/10B running disparity
indicator (rx_runningdisp)
chapter.
Chapter 3: Cyclone IV Dynamic Reconfiguration
© December 2010 Altera Corporation
Cyclone IV GX
Dynamic Reconfiguration Modes
Related parts for EP4CGX110CF23I7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: