EP4CGX110CF23I7N Altera, EP4CGX110CF23I7N Datasheet - Page 350
EP4CGX110CF23I7N
Manufacturer Part Number
EP4CGX110CF23I7N
Description
IC CYCLONE IV FPGA 110K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX110CF23I7N
Number Of Logic Elements/cells
109424
Number Of Labs/clbs
6839
Total Ram Bits
5490000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 350 of 478
- Download datasheet (13Mb)
1–70
Cyclone IV Device Handbook, Volume 2
Registered Mode Phase Compensation FIFO
In Deterministic Latency mode, the RX phase compensation FIFO is set to registered
mode while the TX phase compensation FIFO supports optional registered mode.
When set into registered mode, the phase compensation FIFO acts as a register and
eliminates the latency uncertainty through the FIFOs.
Receive Bit-Slip Indication
The number of bits slipped in the word aligner for synchronization in manual
alignment mode is provided with the rx_bitslipboundaryselectout[4..0]
signal. For example, if one bit is slipped in word aligner to achieve synchronization,
the output on rx_bitslipboundaryselectout[4..0] signal shows a value of 1
(5'00001). The information from this signal helps in latency calculation through the
receiver as the number of bits slipped in the word aligner varies at each
synchronization.
Transmit Bit-Slip Control
The transmitter datapath supports bit-slip control to delay the serial data
transmission by a number of specified bits in PCS with
tx_bitslipboundaryselect[4..0] port. With 8- or 10-bit channel width, the
transmitter supports zero to nine bits of data slip. This feature helps to maintain a
fixed round trip latency by compensating latency variation from word aligner when
providing the appropriate values on tx_bitslipboundaryselect[4..0] port
based on values on rx_bitslipboundaryselectout[4..0] signal.
PLL PFD feedback
In Deterministic Latency mode, when transmitter input reference clock frequency is
the same as the low-speed clock, the PLL that clocks the transceiver supports PFD
feedback. When enabled, the PLL compensates for delay uncertainty in the low-speed
clock (tx_clkout in ×1 configuration or coreclkout in ×4 configuration) path
relative to input reference and the transmitter datapath latency is fixed relative to the
transmitter input reference clock.
Chapter 1: Cyclone IV Transceivers Architecture
© December 2010 Altera Corporation
Transceiver Functional Modes
Related parts for EP4CGX110CF23I7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: