EP3C10U256C6N Altera, EP3C10U256C6N Datasheet - Page 42

• Manufacturer Part Number: EP3C10U256C6N
• Description: IC CYCLONE III FPGA 10K 256-UBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C10U256C6N

• Number Of Logic Elements/cells: 10320
• Number Of Labs/clbs: 645
• Total Ram Bits: 423936
• Number Of I /o: 182
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 256-UBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 10320
• # I/os (max): 182
• Frequency (max): 500MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 10320
• Ram Bits: 423936
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 256
• Package Type: UFBGA
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2433; EP3C10U256C6N

1–32
Document Revision History
Table 1–40. Document Revision History
Cyclone III Device Handbook, Volume 2
January 2010
December 2009
July 2009
June 2009
October 2008
July 2008
Date
Table 1–40
Version
3.3
3.2
3.1
3.0
2.2
2.1
lists the revision history for this chapter.
(Part 1 of 3)
■
■
Minor changes to the text.
Minor edit to the hyperlinks.
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Removed Table 1-32 and Table 1-33.
Added
Changed chapter title from DC and Switching Characteristics to “Cyclone III
Device Data Sheet” on page 1–1.
Updated (Note 1) to Table 1–23 on page 1–17.
Updated “External Memory Interface Specifications” on page 1–23.
Replaced Table 1–32 on page 1–23.
Replaced Table 1–33 on page 1–23.
Added Table 1–36 on page 1–26.
Updated “I/O Timing” on page 1–28.
Removed “Typical Design Performance” section.
Removed “I/O Timing” subsections.
Updated chapter to new template.
Updated Table 1–1, Table 1–3, and Table 1–18.
Added (Note 7) to Table 1–3.
Added the “OCT Calibration Timing Specification” section.
Updated “Glossary” section.
Updated Table 1–38.
Added BLVDS information (I/O standard) into Table 1–39, Table 1–40,
Table 1–41, Table 1–42.
Updated Table 1–43, Table 1–46, Table 1–47, Table 1–48, Table 1–49,
Table 1–50, Table 1–51, Table 1–52, Table 1–53, Table 1–54, Table 1–55,
Table 1–56, Table 1–57, Table 1–58, Table 1–59, Table 1–60, Table 1–61,
Table 1–62, Table 1–63, Table 1–68, Table 1–69, Table 1–74, Table 1–75,
Table 1–80, Table 1–81, Table 1–86, Table 1–87, Table 1–92, Table 1–93,
Table 1–94, Table 1–95, Table 1–96, Table 1–97, Table 1–98, and Table 1–99.
Literature: External Memory Interfaces
Changes Made
Chapter 1: Cyclone III Device Data Sheet
© January 2010 Altera Corporation
reference.
Document Revision History