EP3C10U256C6N Altera, EP3C10U256C6N Datasheet - Page 7
![IC CYCLONE III FPGA 10K 256-UBGA](/photos/6/73/67381/ep3c10u256c6n_sml.jpg)
EP3C10U256C6N
Manufacturer Part Number
EP3C10U256C6N
Description
IC CYCLONE III FPGA 10K 256-UBGA
Manufacturer
Altera
Series
Cyclone® IIIr
Datasheets
1.EP3C5F256C8N.pdf
(5 pages)
2.EP3C5F256C8N.pdf
(34 pages)
3.EP3C5F256C8N.pdf
(66 pages)
4.EP3C5F256C8N.pdf
(14 pages)
5.EP3C5F256C8N.pdf
(76 pages)
6.EP3C10U256C6N.pdf
(274 pages)
Specifications of EP3C10U256C6N
Number Of Logic Elements/cells
10320
Number Of Labs/clbs
645
Total Ram Bits
423936
Number Of I /o
182
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-UBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
10320
# I/os (max)
182
Frequency (max)
500MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
10320
Ram Bits
423936
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
UFBGA
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2433
EP3C10U256C6N
EP3C10U256C6N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Chapter 1: Cyclone III Device Data Sheet
Electrical Characteristics
Table 1–5. Cyclone III Devices Bus Hold Parameter
© January 2010 Altera Corporation
Bus-hold
low,
sustaining
current
Bus-hold
high,
sustaining
current
Bus-hold
low,
overdrive
current
Bus-hold
high,
overdrive
current
Bus-hold trip
point
Note to
(1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.
Parameter
Table
1–5:
V
(maximum)
V
(minimum)
0 V < V
0 V < V
IN
IN
Condition
> V
< V
IL
IL
—
IN
IN
Bus Hold
Bus hold retains the last valid logic state after the source driving it either enters the
high impedance state or is removed. Each I/O pin has an option to enable bus hold in
user mode. Bus hold is always disabled in configuration mode.
Table 1–5
OCT Specifications
Table 1–6
and voltage.
Table 1–6. Cyclone III Devices Series OCT without Calibration Specifications
OCT calibration is automatically performed at device power-up for OCT enabled
I/Os.
Series OCT without
calibration
< V
< V
CC IO
CC IO
Description
Min
0.3
lists bus hold specifications for Cyclone III devices.
lists the variation of OCT without calibration across process, temperature,
–8
—
—
8
1.2
–125
Max
125
0.9
—
—
0.375 1.125 0.68
Min
–12
12
—
—
V
CCIO
1.5
3.0
2.5
1.8
1.5
1.2
(Note 1)
–175
(V)
Max
175
—
—
Min
–30
30
—
—
Commercial
1.8
Max
±30
±30
+40
+50
+50
–200
Max
1.07
200
V
—
—
CC IO
Resistance Tolerance
(V)
Min
–50
0.7
50
—
—
2.5
Industrial and Automotive
–300
Max
300
1.7
—
—
Cyclone III Device Handbook, Volume 2
Min
–70
0.8
70
—
—
Max
±40
±40
±50
±50
±50
3.0
–500
Max
500
—
—
2
Min
–70
0.8
70
—
—
3.3
–500
Max
500
—
—
2
Unit
%
%
%
%
%
1–7
Unit
μA
μA
μA
μA
V