EP1C6F256I7 Altera, EP1C6F256I7 Datasheet - Page 46
![IC CYCLONE FPGA 5980 LE 256-FBGA](/photos/6/70/67063/544-256-fbga_sml.jpg)
EP1C6F256I7
Manufacturer Part Number
EP1C6F256I7
Description
IC CYCLONE FPGA 5980 LE 256-FBGA
Manufacturer
Altera
Series
Cyclone®r
Datasheet
1.EP1C3T144C8.pdf
(106 pages)
Specifications of EP1C6F256I7
Number Of Logic Elements/cells
5980
Number Of Labs/clbs
598
Total Ram Bits
92160
Number Of I /o
185
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-FBGA
Family Name
Cyclone®
Number Of Logic Blocks/elements
5980
# I/os (max)
185
Frequency (max)
320.1MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
5980
Ram Bits
92160
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1021
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C6F256I7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1C6F256I7N
Manufacturer:
ALTERA41
Quantity:
139
Part Number:
EP1C6F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Cyclone Device Handbook, Volume 1
2–40
Preliminary
Figure 2–27. Cyclone IOE Structure
Note to
(1)
The IOEs are located in I/O blocks around the periphery of the Cyclone
device. There are up to three IOEs per row I/O block and up to three IOEs
per column I/O block (column I/O blocks span two columns). The row
I/O blocks drive row, column, or direct link interconnects. The column
I/O blocks drive column interconnects.
I/O block connects to the logic array.
I/O block connects to the logic array.
There are two paths available for combinatorial inputs to the logic array. Each path
contains a unique programmable delay chain.
Figure
Logic Array
Combinatorial
2–27:
input (1)
Output
Input
OE
Output Register
Input Register
OE Register
D
D
D
Figure 2–29
Q
Q
Q
Figure 2–28
shows how a column
shows how a row
Altera Corporation
May 2008