EP1S20F484I6 Altera, EP1S20F484I6 Datasheet - Page 204

• Manufacturer Part Number: EP1S20F484I6
• Description: IC STRATIX FPGA 20K LE 484-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S20F484I6

• Number Of Logic Elements/cells: 18460
• Number Of Labs/clbs: 1846
• Total Ram Bits: 1669248
• Number Of I /o: 361
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 484-FBGA
• Family Name: Stratix
• Number Of Logic Blocks/elements: 18460
• # I/os (max): 361
• Frequency (max): 450.05MHz
• Process Technology: 0.13um (CMOS)
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 18460
• Ram Bits: 1669248
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant
• Other names: 544-2086

Timing Model
4–34
Stratix Device Handbook, Volume 1
Table 4–52
regional clock networks.
Table 4–53
regional clock networks.
Notes to
(1)
(2)
t
t
t
t
t
t
t
t
t
t
t
INSU
INH
OUTCO
XZ
ZX
INSU
INH
OUTCO
INSUPLL
INHPLL
OUTCOPLL
Table 4–52. Stratix Fast Regional Clock External I/O Timing Parameters
Table 4–53. Stratix Regional Clock External I/O Timing Parameters (Part 1
of 2)
Symbol
Symbol
Notes
These timing parameters are sample-tested only.
These timing parameters are for column and row IOE pins. You should use the
Quartus II software to verify the external timing for any pin.
Notes
(1),
Table
shows the external I/O timing parameters when using fast
shows the external I/O timing parameters when using
Setup time for input or bidirectional pin using IOE input register with
fast regional clock fed by
Hold time for input or bidirectional pin using IOE input register with
fast regional clock fed by
Clock-to-output delay output or bidirectional pin using IOE output
register with fast regional clock fed by
Synchronous IOE output enable register to output pin disable delay
using fast regional clock fed by
Synchronous IOE output enable register to output pin enable delay
using fast regional clock fed by
(2)
Setup time for input or bidirectional pin using IOE input register with
regional clock fed by
Hold time for input or bidirectional pin using IOE input register with
regional clock fed by
Clock-to-output delay output or bidirectional pin using IOE output
register with regional clock fed by
Setup time for input or bidirectional pin using IOE input register with
regional clock fed by Enhanced PLL with default phase setting
Hold time for input or bidirectional pin using IOE input register with
regional clock fed by Enhanced PLL with default phase setting
Clock-to-output delay output or bidirectional pin using IOE output
register with regional clock Enhanced PLL with default phase setting
(1),
4–52:
(2)
CLK
CLK
FCLK
FCLK
pin
pin
Parameter
Parameter
FCLK
pin
pin
FCLK
CLK
FCLK
pin
pin
pin
pin
Altera Corporation
January 2006