EP2SGX30DF780I4N Altera, EP2SGX30DF780I4N Datasheet - Page 109

IC STRATIX II GX 30K 780-FBGA

EP2SGX30DF780I4N

Manufacturer Part Number
EP2SGX30DF780I4N
Description
IC STRATIX II GX 30K 780-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX30DF780I4N

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
361
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2177

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EP2SGX30DF780I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
50
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
20 000
Figure 2–71. Global and Regional Clock Connections from Center Clock Pins and Fast PLL Outputs
(2)
Notes to
(1)
(2)
Altera Corporation
October 2007
CLK0
CLK1
CLK2
CLK3
EP2SGX30C/D and P2SGX60C/D devices only have two fast PLLs (1 and 2) and two Enhanced PLLs (5 and 6), but
the connectivity from these PLLs to the global and regional clock networks remains the same as shown.
The global or regional clocks in a fast PLL’s quadrant can drive the fast PLL input. A dedicated clock input pin or
other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before
driving the fast PLL.
Figure
2–71:
PLL 1
PLL 2
Fast
Fast
C0
C1
C2
C3
C0
C1
C2
C3
RCLK0
RCLK1
RCLK2
RCLK3
RCLK4
RCLK5
RCLK6
RCLK7
Stratix II GX Device Handbook, Volume 1
GCLK0
GCLK1
Stratix II GX Architecture
GCLK2
GCLK3
Notes
Signal Input
Logic Array
To Clock
Network
2–101
(1),

Related parts for EP2SGX30DF780I4N