EP2C50F672C8N Altera, EP2C50F672C8N Datasheet - Page 27

IC CYCLONE II FPGA 50K 672-FBGA

EP2C50F672C8N

Manufacturer Part Number
EP2C50F672C8N
Description
IC CYCLONE II FPGA 50K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C50F672C8N

Number Of Logic Elements/cells
50528
Number Of Labs/clbs
3158
Total Ram Bits
594432
Number Of I /o
450
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
No. Of Logic Blocks
3158
Family Type
Cyclone II
No. Of I/o's
450
I/o Supply Voltage
3.3V
Operating Frequency Max
320MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1690

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP2C50F672C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C50F672C8N
Manufacturer:
XILINX
0
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA
0
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA
Quantity:
500
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
February 2007
Register
Chain
Local
Interconnect
Direct Link
Interconnect
R4
Interconnect
R24
Interconnect
C4
Interconnect
C16
Interconnect
Table 2–1. Cyclone II Device Routing Scheme (Part 1 of 2)
Source
v
v
v
C16 column interconnects span a length of 16 LABs and provide the
fastest resource for long column connections between LABs, M4K
memory blocks, embedded multipliers, and IOEs. C16 column
interconnects drive to other row and column interconnects at every
fourth LAB. C16 column interconnects drive LAB local interconnects via
C4 and R4 interconnects and do not drive LAB local interconnects
directly. C16 interconnects can drive R24, R4, C16, and C4 interconnects.
Device Routing
All embedded blocks communicate with the logic array similar to
LAB-to-LAB interfaces. Each block (for example, M4K memory,
embedded multiplier, or PLL) connects to row and column interconnects
and has local interconnect regions driven by row and column
interconnects. These blocks also have direct link interconnects for fast
connections to and from a neighboring LAB.
Table 2–1
v
v
v
v
shows the Cyclone II device’s routing scheme.
v
v
v
v
v
v
v
v
Destination
v
v
v
v
v
v
Cyclone II Device Handbook, Volume 1
v
v
Cyclone II Architecture
v
v
2–15
v

Related parts for EP2C50F672C8N