ADMCF327BR Analog Devices Inc, ADMCF327BR Datasheet
ADMCF327BR
Specifications of ADMCF327BR
Related parts for ADMCF327BR
ADMCF327BR Summary of contents
Page 1
ADSP-2100 BASE ARCHITECTURE DATA ADDRESS GENERATORS PROGRAM SEQUENCER DAG 1 DAG 2 ARITHMETIC UNITS ALU MAC SHIFTER DSP Switched Reluctance Motor Controller FUNCTIONAL BLOCK DIAGRAM MEMORY BLOCK PROGRAM PROGRAM ROM FLASH PROGRAM DATA RAM MEMORY ...
Page 2
ADMCF327–SPECIFICATIONS ANALOG-TO-DIGITAL CONVERTER Parameter Signal Input 1 Resolution 2 Linearity Error 2 Zero Offset Channel-to-Channel Comparator Match Comparator Delay 2 ADC High Level Input Current 2 ADC Low Level Input Current NOTES 1 Resolution varies with PWM switching frequency (double ...
Page 3
VOLTAGE REFERENCE Parameter Voltage Level (V ) REF Output Voltage Drift Specifications subject to change without notice. POWER-ON RESET Parameter Reset Threshold (V ) RST Hysteresis (V ) HYST t Reset Active Timeout Period ( ) RST NOTES 1 16 ...
Page 4
ADMCF327 TIMING PARAMETERS Parameter Clock Signals Signal t is defined as 0 The ADMCF327 uses an input clock with a CK CKIN frequency equal to half the instruction rate MHz input clock (which is equivalent to ...
Page 5
Parameter Serial Ports Timing Requirements: t SCLK Period SCK t DR/TFS/RFS Setup before SCLK Low SCS t DR/TFS/RFS Hold after SCLK Low SCH t SCLK Width SCP IN Switching Characteristics: t CLKOUT High to SCLK CC t SCLK High to ...
Page 6
... Temperature Model Range ADMCF327BR –40°C to +85°C ADMCF327-EVALKIT CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADMCF327 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges ...
Page 7
GENERAL DESCRIPTION The ADMCF327 is a low cost, single-chip DSP-based controller, suitable for permanent magnet synchronous motors, ac induction motors, and brushless dc motors. The ADMCF327 integrates a 20 MIPS, fixed-point DSP core with a complete set of motor control ...
Page 8
ADMCF327 DSP CORE ARCHITECTURE OVERVIEW Figure overall block diagram of the DSP core of the ADMCF327, which is based on the fixed-point ADSP-2171. The flexible architecture and comprehensive instruction set of the ADSP-2171 allow the processor to ...
Page 9
Serial Port The ADMCF327 incorporates a complete synchronous serial port (SPORT1) for serial communication and multiprocessor com- munication. The following is a brief list of capabilities of the ADMCF327 SPORT1. Refer to the ADSP-2100 Family User’s Manual, Third Edition, for ...
Page 10
ADMCF327 FLASH MEMORY SUBSYSTEM The ADMCF327 has 4K × 24-bit of user-programmable, non- volatile flash memory. A flash programming utility is provided with the development tools, which performs the basic device programming operations: erase, program, and verify. The flash memory ...
Page 11
V RST RST RESET The ADMCF327 reset sets all internal stack pointers to the empty stack condition, masks all interrupts, clears the MSTAT register and performs a full reset of all of the motor control periph- erals. ...
Page 12
ADMCF327 A functional block diagram of the PWM controller is shown in Figure 6. The generation of the six output PWM signals on pins controlled by four important blocks: • The three-phase PWM timing unit, which ...
Page 13
For example, for a 20 MHz CLKOUT and a desired PWM = 100 µs), the correct value switching frequency of 10 kHz ( load into the PWMTM register is: × PWMTM 1000 × × ...
Page 14
ADMCF327 over half the PWM period. The switching signals produced by the three-phase timing unit are also adjusted to incorporate the programmed dead time value in the PWMDT register. The PWM is center-based. This means that in single update mode ...
Page 15
Writing to these registers also starts the main PWM timer. If during initialization, the PWMTM register is written before the PWMCHA, PWMCHB, and PWMCHC registers, the first PWMSYNC pulse (and interrupt if enabled) will be gener- ated (1.5 ...
Page 16
ADMCF327 same time. In the control of an ECM, one inverter leg (Phase C in this example) is disabled for a number of PWM cycles. This disable may be implemented by disabling both the CH and CL PWM outputs by ...
Page 17
Table V. Fundamental Characteristics of PWM Generation Unit of ADMCF327 16-BIT PWM TIMER Parameter Counter Resolution Edge Resolution (Single Update Mode) Edge Resolution (Double Update Mode) Programmable Dead Time Range Programmable Dead Time Increments Programmable Pulse Deletion Range Programmable Pulse ...
Page 18
ADMCF327 VIL t VIL T –T PWM CRST PWMSYNC COMPARATOR OUTPUT The ADC system consists of four comparators and a single timer, which may be clocked at either the DSP rate or half the DSP rate, depending ...
Page 19
ADC Reference Ramp Calibration The peak of the ADC ramp voltage should be as close as possible to 3 achieve the optimum ADC resolution and signal range. When the current source is in the Default State, the peak ...
Page 20
ADMCF327 By default following a reset, Bit 8 of the MODECTRL register is cleared, thus enabling offset mode. In addition, the registers AUXTM0 and AUXTM1 default to 0xFF, corresponding to the minimum switching frequency and zero offset. The on-time registers ...
Page 21
AUXILIARY PWM TIMERS Parameter Resolution PWM Frequency Following power-on or reset, all bits of PIOINTEN0 and PIOINTEN1 are cleared so that no interrupts are enabled. Each PIO line has an internal pull-down resistor so that follow- ing power-on or reset ...
Page 22
ADMCF327 Bit 2 is used to configure the IRQ2 interrupt recommended that the IRQ2 interrupt always be configured as level-sensitive to ensure that no peripheral interrupts are lost. Setting Bit 4 of the ICNTL register enables interrupt nesting. ...
Page 23
Address (HEX) Name 0x2000 ADC1 0x2001 ADC2 0x2002 ADC3 0x2003 ADCAUX 0x2004 PIODIR0 0x2005 PIODATA0 0x2006 PIOINTEN0 0x2007 PIOFLAG0 0x2008 PWMTM 0x2009 PWMDT 0x200A PWMPD 0x200B PWMGATE 0x200C PWMCHA 0x200D PWMCHB 0x200E PWMCHC 0x200F PWMSEG 0x2010 AUXCH0 0x2011 AUXCH1 0x2012 ...
Page 24
ADMCF327 Address Name 0x3FFF SYSCNTL 0x3FFE MEMWAIT 0x3FFD TPERIOD 0x3FFC TCOUNT 0x3FFB TSCALE 0x3FFA . . . F3 0x3FF2 SPORT1_CTRL_REG 0x3FF1 SPORT1_SCLKDIV 0x3FF0 SPORT1_RFSDIV 0x3FEF SPORT1_AUTOBUF_CTRL Table XI. DSP Core Registers Bits [ [ ...
Page 25
BOOT–FROM–FLASH–CODE RESERVED ALWAYS READ 0 Default bit values are shown value is shown, the bit field is undefined at reset. Reserved bits are shown on a gray field—these bits should always be written as shown. FLASH MEMORY CONTROL ...
Page 26
ADMCF327 CHANNEL CROSSOVER CROSSOVER B CHANNEL CROSSOVER 1 = CROSSOVER C CHANNEL CROSSOVER Default bit values are ...
Page 27
LOW SIDE GATE CHOPPING 0 = DISABLE 1 = ENABLE HIGH SIDE GATE CHOPPING Default bit values are shown; ...
Page 28
ADMCF327 ...
Page 29
Default bit values are shown value is shown, the bit field is undefined at ...
Page 30
ADMCF327 Default bit values are shown ...
Page 31
Default bit values are shown value is shown, the bit field is undefined at reset. Reserved bits are shown on a ...
Page 32
ADMCF327 OFFSET MODE AUXILIARY 1 = INDEPENDENT MODE PWM SELECT ADC 0 = CLKIN RATE COUNTER 1 = CLKOUT RATE SELECT 1ST HALF OF ...
Page 33
DISABLE 1 = ENABLE 15 0 INTERRUPT FORCE IRQ2 SOFTWARE 1 SOFTWARE 0 SPORT1 TRANSMIT OR IRQ1 SPORT1 RECEIVE OR IRQ0 TIMER PERIPHERAL (OR IRQ2 DISABLE (MASK) 1 ...
Page 34
ADMCF327 0 = DISABLED SPORT1 ENABLE 1 = ENABLED Default bit values are shown value is shown, the bit field is undefined at reset. Reserved bits are shown on a gray field—these bits should always be written as ...
Page 35
OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead Wide-Body SOIC (R-28) 0.7125 (18.10) 0.6969 (17.70 PIN 1 0.1043 (2.65) 0.0926 (2.35) 0.0118 (0.30) 0.0500 0.0192 (0.49) SEATING 0.0125 (0.32) (1.27) 0.0138 (0.35) 0.0040 (0.10) PLANE ...
Page 36
...