XC9572-10PQ100I Xilinx Inc, XC9572-10PQ100I Datasheet - Page 11
![no-image](/images/no-image-200.jpg)
XC9572-10PQ100I
Manufacturer Part Number
XC9572-10PQ100I
Description
IC CPLD 72 MCELL I-TEMP 100-PQFP
Manufacturer
Xilinx Inc
Series
XC9500r
Specifications of XC9572-10PQ100I
Programmable Type
In System Programmable (min 10K program/erase cycles)
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
72
Number Of Gates
1600
Number Of I /o
72
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-MQFP, 100-PQFP
Voltage
5V
Memory Type
FLASH
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Number Of Logic Elements/cells
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC9572-10PQ100I
Manufacturer:
XILINX
Quantity:
1 760
Company:
Part Number:
XC9572-10PQ100I
Manufacturer:
XILINX
Quantity:
2
Part Number:
XC9572-10PQ100I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
I/O Block
The I/O Block (IOB) interfaces between the internal logic
and the device user I/O pins. Each IOB includes an input
buffer, output driver, output enable selection multiplexer,
and user programmable ground control. See
details.
The input buffer is compatible with standard 5V CMOS, 5V
TTL, and 3.3V signal levels. The input buffer uses the internal
DS063 (v5.5) June 25, 2007
Product Specification
Macrocell
(Inversion in
I/O/GTS1
AND-array)
I/O/GTS2
I/O/GTS3
I/O/GTS4
R
Product Term OE
To Fast CONNECT
Switch Matrix
Figure 10: I/O Block and Output Enable Capability
Global OE 1
Global OE 2
Global OE 3
Global OE 4
PTOE
OUT
Figure 10
www.xilinx.com
for
5V voltage supply (V
olds are constant and do not vary with the V
The output enable may be generated from one of four
options: a product term signal from the macrocell, any of the
global OE signals, always [1], or always [0]. There are two
global output enables for devices with up to 144 macrocells,
and four global output enables for the rest of the devices.
Both polarities of any of the global 3-state control (GTS)
pins may be used within the device..
Macrocells
To other
XC9500 In-System Programmable CPLD Family
1
0
Available in
XC95216
and XC95288
Slew Rate
Control
CCINT
Programmable
) to ensure that the input thresh-
Ground
User-
Resistor*
Pull-up
V
I/O Block
CCIO
DS063_10_092203
CCIO
I/O
voltage.
11