XC2C64A-7VQG100I Xilinx Inc, XC2C64A-7VQG100I Datasheet - Page 8

IC CR-II CPLD 64MCELL 100-VQFP

XC2C64A-7VQG100I

Manufacturer Part Number
XC2C64A-7VQG100I
Description
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer
Xilinx Inc
Series
CoolRunner IIr
Datasheets

Specifications of XC2C64A-7VQG100I

Features
Programmable
Package / Case
100-TQFP, 100-VQFP
Mounting Type
Surface Mount
Voltage
1.8V
Operating Temperature
-40°C ~ 85°C
Number Of I /o
64
Memory Type
CMOS
Programmable Type
In System Programmable
Number Of Macrocells
64
Delay Time Tpd(1) Max
6.7ns
Voltage Supply - Internal
1.7 V ~ 1.9 V
Number Of Logic Elements/blocks
4
Number Of Gates
1500
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Logic Elements/cells
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With
122-1536 - KIT STARTER SPARTAN-3E122-1532 - KIT DEVELOPMENT SPARTAN 3ADSP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2C64A-7VQG100I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2C64A-7VQG100I
Manufacturer:
XILINX
0
Part Number:
XC2C64A-7VQG100I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC2C64A-7VQG100I
Quantity:
860
CoolRunner-II CPLD Family
nally generated DataGATE control logic can be assigned to
this I/O pin with the BUFG=DATA_GATE attribute.
Global Signals
Global signals, clocks (GCK), sets/resets (GSR), and output
enables (GTS), are designed to strongly resemble each
other. This approach enables design software to make the
best utilization of their capabilities. Each global capability is
supplemented by a corresponding product term version.
Figure 7
trees. The pin input is buffered, then drives multiple internal
global signal traces to deliver low skew and reduce loading
delays. GCK, GSR, and GTS can also be used as general
8
shows the common structure of the global signal
Figure 6: DataGATE Architecture (output drivers not shown)
Latch
Latch
To AIM
To AIM
MC16
MC16
MC1
MC2
MC1
MC2
PLA
PLA
DataGATE Assertion Rail
www.xilinx.com
AIM
purpose I/Os if they are not needed as global signals. The
DataGATE assertion rail is also a global signal.
Figure 7: Global Clocks (GCK), Sets/Resets (GSR), and
PLA
PLA
MC16
MC16
MC1
MC2
MC1
MC2
Output Enables (GTS)
To AIM
To AIM
To AIM
DS090 (v3.1) September 11, 2008
Latch
Latch
Latch
DS090_07_101001
Product Specification
DS090_06_111201
R

Related parts for XC2C64A-7VQG100I