EPM3512AFI256-10N Altera, EPM3512AFI256-10N Datasheet - Page 28

IC MAX 3000A CPLD 512 256-FBGA

EPM3512AFI256-10N

Manufacturer Part Number
EPM3512AFI256-10N
Description
IC MAX 3000A CPLD 512 256-FBGA
Manufacturer
Altera
Series
MAX® 3000Ar
Datasheet

Specifications of EPM3512AFI256-10N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
32
Number Of Macrocells
512
Number Of Gates
10000
Number Of I /o
208
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
3.0 V ~ 3.6 V
Memory Type
EEPROM
Number Of Logic Elements/cells
32
Family Name
MAX 3000A
# Macrocells
512
Number Of Usable Gates
10000
Frequency (max)
125MHz
Propagation Delay Time
10ns
Number Of Logic Blocks/elements
32
# I/os (max)
208
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM3512AFI256-10N
Manufacturer:
ALTERA
Quantity:
612
Part Number:
EPM3512AFI256-10N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3512AFI256-10N
Manufacturer:
ALTERA
0
Part Number:
EPM3512AFI256-10N WWW.YIBEIIC.COM
Manufacturer:
ALTERA
0
MAX 3000A Programmable Logic Device Family Data Sheet
28
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
f
Symbol
PD1
PD2
SU
H
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
CNT
CNT
ACNT
ACNT
Table 16. EPM3032A External Timing Parameters
Input to non–
registered output
I/O input to non–
registered output
Global clock setup
time
Global clock hold time
Global clock to output
delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output
delay
Array clock high time
Array clock low time
Minimum pulse width
for clear and preset
Minimum global clock
period
Maximum internal
global clock frequency
Minimum array clock
period
Maximum internal
array clock frequency
Parameter
Tables 16
EPM3256A, and EPM3512A timing information.
C1 = 35 pF
(2)
C1 = 35 pF
(2)
(2)
(2)
C1 = 35 pF
(2)
(2)
C1 = 35 pF
(2)
(3)
(2)
(2),
(2)
(2),
Conditions
(4)
(4)
through
227.3
227.3
23
Min
2.9
0.0
1.0
2.0
2.0
1.6
0.3
1.0
2.0
2.0
2.0
show EPM3032A, EPM3064A, EPM3128A,
–4
Note (1)
Max
4.5
4.5
3.0
4.3
4.4
4.4
138.9
138.9
Speed Grade
Min
3.0
3.0
4.7
0.0
1.0
2.5
0.5
1.0
3.0
3.0
3.0
–7
Max
7.5
7.5
5.0
7.2
7.2
7.2
103.1
103.1
Min
6.3
0.0
1.0
4.0
4.0
3.6
0.5
1.0
4.0
4.0
4.0
Altera Corporation
–10
Max
6.7
9.4
9.7
9.7
10
10
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPM3512AFI256-10N