ATF1508RE-7AU100 Atmel, ATF1508RE-7AU100 Datasheet - Page 5

• Manufacturer Part Number: ATF1508RE-7AU100
• Description: IC CPLD EE 128MC 5NS 100-TQFP
• Manufacturer: Atmel
• Series: ATF1508REr

Specifications of ATF1508RE-7AU100

• Programmable Type: In System Programmable (min 10K program/erase cycles)
• Delay Time Tpd(1) Max: 7.5ns
• Voltage Supply - Internal: 3 V ~ 3.6 V
• Number Of Macrocells: 128
• Number Of I /o: 80
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 100-TQFP, 100-VQFP
• Features: Programmable
• Voltage: 1.8V, 2.5V, 3.3V
• Memory Type: EEPROM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Logic Elements/cells: -

Introduction
1.1
1.2
1.2.1
1-2
Benefits
Atmel JTAG ISP
Interface
Single-device
Programming
In-system programming allows you to program and reprogram devices after they are
soldered onto your circuit board. ISP eliminates the extra handling step required in the
manufacturing process to program the devices on an external programmer before plac-
ing them on your circuit board. Eliminating this step reduces the possibility of damaging
the delicate leads of high pin count surface mount devices or damaging the device
through electrostatic discharge (ESD). ISP also allows you to make design changes and
field upgrades without removing the Atmel ISP devices from the circuit board. In addi-
tion, ISP allows you to use your Automatic Test Equipment (ATE) to perform ISP
operations on your ISP devices and integrate these ISP operations with the normal pro-
duction test flow.
The Atmel JTAG ISP interface is a 4-pin, 3- or 5-volt interface compatible with the Joint
Test Action Group (JTAG) IEEE 1149.1a-1993 Standard. All Atmel ISP devices can be
programmed, verified and erased through this interface. The JTAG interface is a serial
interface consisting of the TCK, TMS, TDI and TDO signals, and a JTAG Test Access
Port (TAP) Controller. The TCK pin is the serial data clock. Programming data is clocked
by this pin. The TDI pin is the serial data input. It is used to shift programming data into
the Atmel device. The TDO pin is the serial data output. It is used to shift out data from
the Atmel device. The TMS pin is a mode select pin. It controls the state of the JTAG
TAP controller.
Atmel ISP devices are fully JTAG-compatible and support the required Boundary Scan
Test (BST) operations specified in the JTAG standard. Atmel ISP devices can be config-
ured to be a part of a JTAG BST chain with other JTAG devices for in-circuit testing of
your system board. With this feature, you can test Atmel CPLDs along with other
devices without resorting to bed-of-nails testing.
For more information about Atmel ISP, BST or the POF-to-JEDEC translator, please
contact Atmel PLD Applications at:
The Atmel JTAG ISP interface can be configured to program a single Atmel ISP device.
The JTAG configuration for a single device is shown in Figure 1-1. When the Atmel ISP
device is configured in this way, a register appears between the TDI and TDO pins of
the device. The size of the register depends on the JTAG instruction width and the data
being shifted in for that instruction. The JTAG interface pins for the Atmel ISP device
must be connected to a 10-pin header on your circuit board. This header mates with the
ISP download cable and allows the Atmel-ISP software to transfer programming data
from your personal computer to the Atmel ISP device. The pinout for the JTAG pins for
different Atmel ISP devices is listed in Table 1-1.
Hotline:
E-mail:
URL:
1-408-436-4333
[e-mail]
www.atmel.com
Atmel ATF15xx Family: ISP Devices User Guide