LFE3-150EA-8FN1156C Lattice, LFE3-150EA-8FN1156C Datasheet - Page 20
![IC FPGA 149K LUTS 586I/O FN1156](/photos/40/32/403255/fn1156_sml.jpg)
LFE3-150EA-8FN1156C
Manufacturer Part Number
LFE3-150EA-8FN1156C
Description
IC FPGA 149K LUTS 586I/O FN1156
Manufacturer
Lattice
Series
ECP3r
Datasheets
1.LFE3-150EA-7FN672C.pdf
(136 pages)
2.LFE3-35EA-8FN672I.pdf
(4 pages)
3.LFE3-35EA-8FN672I.pdf
(21 pages)
Specifications of LFE3-150EA-8FN1156C
Number Of Logic Elements/cells
149000
Number Of Labs/clbs
18625
Total Ram Bits
7014400
Number Of I /o
586
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1156-BBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-150EA-8FN1156C
Manufacturer:
Transcend
Quantity:
1 000
Part Number:
LFE3-150EA-8FN1156C
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
LFE3-150EA-8FN1156CTW
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Edge Clock Sources
Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be
driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in
Figure 2-19.
Figure 2-19. Edge Clock Sources
Edge Clock Routing
LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the
implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top,
left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the
device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge
clock muxes on the left and right sides of the device. Figure 2-20 shows the selection muxes for these clocks.
From Routing
From Routing
Notes:
1. Clock inputs can be configured in differential or single ended mode.
2. The two DLLs can also drive the two top edge clocks.
3. The top left and top right PLL can also drive the two top edge clocks.
Sources for left edge clocks
Input
Input
DLL
PLL
Clock
Clock
Input
Input
Slave Delay
PLL
DLL
Routing
From
Six Edge Clocks (ECLK)
Two Clocks per Edge
Clock Input
2-17
Clock Input
Routing
From
Sources for top
edge clocks
LatticeECP3 Family Data Sheet
Sources for right edge clocks
Slave Delay
DLL
PLL
Architecture
From Routing
From Routing
Clock
Clock
Input
Input
Input
Input
DLL
PLL