IS42S32200B-7TI ISSI, Integrated Silicon Solution Inc, IS42S32200B-7TI Datasheet

Page 1

... ISSI PRELIMINARY INFORMATION September 2003 OVERVIEW ISSI 's 64Mb Synchronous DRAM IS42S32200B is organized as 524,288 bits x 32-bit x 4-bank for improved performance. The synchronous DRAMs achieve high- speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input ...

Page 2

... IS42S32200B GENERAL DESCRIPTION The 64Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V memory systems containing 67,108,864 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 16,777,216-bit bank is organized as 2,048 rows by 256 columns by 32 bits. The 64Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode ...

Page 3

... IS42S32200B PIN FUNCTIONS Symbol Pin No. Type A0-A10 Input Pin BA0, BA1 22,23 Input Pin CAS 18 Input Pin CKE 67 Input Pin CLK 68 Input Pin CS 20 Input Pin DQ0 10,11,13 DQ Pin DQ31 74,76,77,79,80,82,83,85 45,47,48,50,51,53,54,56 31,33,34,36,37,39,40,42 DQM0 16,28,59,71 Input Pin DQM3 RAS 19 Input Pin ...

Page 4

... IS42S32200B FUNCTION (In Detail) A0-A10 are address inputs sampled during the ACTIVE (row-address A0-A10) and READ/WRITE command (A0-A7 with A10 defining auto PRECHARGE). A10 is sampled during a PRECHARGE command to determine if all banks are to be PRECHARGED (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command ...

Page 5

... IS42S32200B enabled or disabled. AUTO PRECHARGE does not apply except in full-page burst mode. Upon completion of the READ or WRITE burst, a precharge of the bank/row that is addressed is automatically performed. AUTO REFRESH COMMAND This command executes the AUTO REFRESH operation. The row address and bank to be refreshed are automatically generated during this operation ...

Page 6

... IS42S32200B TRUTH TABLE – COMMANDS AND DQM OPERATION FUNCTION COMMAND INHIBIT (NOP) NO OPERATION (NOP) ACTIVE (Select bank and activate row) READ (Select bank/column, start READ burst) WRITE (Select bank/column, start WRITE burst) BURST TERMINATE PRECHARGE (Deactivate row in bank or banks) AUTO REFRESH or SELF REFRESH ...

Page 7

... IS42S32200B (1-4) TRUTH TABLE – CKE CURRENT STATE COMMANDn Power-Down X Self Refresh X Clock Suspend X (5) Power-Down COMMAND INHIBIT or NOP (6) Self Refresh COMMAND INHIBIT or NOP (7) Clock Suspend X All Banks Idle COMMAND INHIBIT or NOP All Banks Idle AUTO REFRESH Reading or Writing VALID See TRUTH TABLE – CURRENT STATE BANK n, COMMAND TO BANK n NOTES: 1. CKEn is the logic state of CKE at clock edge n ...

Page 8

... IS42S32200B NOTE: 1. This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Truth Table - CKE) and after t previous state was SELF REFRESH). 2. This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state ...

Page 9

... IS42S32200B TRUTH TABLE – CURRENT STATE BANK n, COMMAND TO BANK m CURRENT STATE COMMAND (ACTION) Any COMMAND INHIBIT (NOP/Continue previous operation) NO OPERATION (NOP/Continue previous operation) Any Command Otherwise Allowed to Bank m Idle Row ACTIVE (Select and activate row) Activating, READ (Select column and start READ burst) ...

Page 10

... IS42S32200B 7. READs or WRITEs to bank m listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled. 8. CONCURRENT AUTO PRECHARGE: Bank n will initiate the AUTO PRECHARGE command when its burst has been inter- rupted by bank m’s burst. ...

Page 11

... IS42S32200B FUNCTIONAL DESCRIPTION The 64Mb SDRAMs 512K banks) are quad-bank DRAMs which operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 16,777,216-bit banks is organized as 2,048 rows by 256 columns by 32bits. Read and write accesses to the SDRAM are burst oriented; ...

Page 12

... IS42S32200B REGISTER DEFINITION Mode Register The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS\ latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION. The mode register is programmed via the LOAD MODE ...

Page 13

... IS42S32200B Burst Length Read and write accesses to the SDRAM are burst ori- ented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length determines the maximum number of column loca- tions that can be accessed for a given READ or WRITE command. Burst lengths locations are ...

Page 14

... IS42S32200B CAS Latency The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge ...

Page 15

... IS42S32200B OPERATION BANK/ROW ACTIVATION Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be “opened.” This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Activating Specific Row Within Specific Bank). ...

Page 16

... IS42S32200B READS READ bursts are initiated with a READ command, as shown in the READ COMMAND diagram. The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst ...

Page 17

... IS42S32200B same bank. The PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in the READ to PRECHARGE diagram for each possible CAS latency; data element either the last of a burst of four or the last desired of a longer burst ...

Page 18

... IS42S32200B Consecutive READ Bursts T0 CLK COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - NOP NOP NOP READ n+1 OUT OUT NOP NOP READ BANK, COL n+1 OUT OUT Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 19

... IS42S32200B Random READ Accesses T0 CLK COMMAND READ BANK, ADDRESS COL CLK COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - 3 Integrated Silicon Solution, Inc. — www.issi.com — 09/29/ READ READ READ BANK, BANK, BANK, COL b COL m COL OUT OUT CAS Latency - 2 T1 ...

Page 20

... IS42S32200B RW1 - READ to WRITE CLK DQM COMMAND ADDRESS DQ RW2 - READ to WRITE With Extra Clock Cycle T0 CLK DQM COMMAND READ BANK, ADDRESS COL READ NOP NOP BANK, COL n CAS Lantency NOP NOP NOP OUT CAS Lantency 3 Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 21

... IS42S32200B READ to PRECHARGE T0 T1 CLK COMMAND READ NOP BANK a, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - 3 Integrated Silicon Solution, Inc. — www.issi.com — 09/29/ NOP NOP PRECHARGE cycle BANK (a or all n+1 D n+2 ...

Page 22

... IS42S32200B READ Burst Termination T0 CLK COMMAND READ BANK a, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - BURST NOP NOP NOP TERMINATE n+1 OUT OUT BURST NOP NOP TERMINATE n+1 OUT OUT Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 23

... IS42S32200B WRITEs WRITE bursts are initiated with a WRITE command, as shown in WRITE Command diagram. WRITE Command CLK HIGH - Z CKE CS RAS CAS WE A0-A7 COLUMN ADDRESS A8, A9 AUTO PRECHARGE A10 NO PRECHARGE BA0, BA1 BANK ADDRESS The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access ...

Page 24

... IS42S32200B WRITE Burst COMMAND ADDRESS Burst length = 2 DQM ix low. WRITE to WRITE DQMx is low. Each Write Command may be to any bank. Random WRITE Cycles COMMAND ADDRESS DQMx is low. Each Write Command may be to any bank CLK WRITE NOP NOP BANK, COL n DQ ...

Page 25

... IS42S32200B WRITE to READ T0 CLK COMMAND WRITE BANK, ADDRESS COL WRITE to PRECHARGE ( CLK DQM COMMAND WRITE BANK a, ADDRESS COL Integrated Silicon Solution, Inc. — www.issi.com — 09/29/ NOP READ NOP BANK, COL n CLK ( NOP NOP PRECHARGE BANK (a or all n+1 IN 1-800-379-4774 ISSI ...

Page 26

... IS42S32200B WRITE to PRECHARGE ( CLK DQM WRITE COMMAND BANK a, ADDRESS COL WRITE Burst Termination COMMAND ADDRESS 26 2 CLK ( NOP NOP PRECHARGE BANK (a or all n CLK BURST WRITE TERMINATE BANK, COL DON'T CARE Integrated Silicon Solution, Inc. — www.issi.com — ISSI NOP NOP ...

Page 27

... IS42S32200B PRECHARGE The PRECHARGE command (see figure) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (t the PRECHARGE command is issued. Input A10 deter- mines whether one or all banks are to be precharged, and in the case where only one bank precharged, inputs BA0, BA1 select the bank ...

Page 28

... IS42S32200B CLOCK SUSPEND Clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, “freezing” the synchronous logic. For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. ...

Page 29

... IS42S32200B BURST READ/SINGLE WRITE The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation ( ...

Page 30

... IS42S32200B WRITE with Auto Precharge 3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after t where t begins when the READ to bank m is registered. ...

Page 31

... IS42S32200B ABSOLUTE MAXIMUM RATINGS Symbol Parameters V Maximum Supply Voltage DD MAX V Maximum Supply Voltage for Output Buffer DDQ MAX V Input Voltage IN V Output Voltage OUT P Allowable Power Dissipation D MAX I Output Shorted Current CS T Operating Temperature OPR T Storage Temperature STG DC RECOMMENDED OPERATING CONDITIONS ...

Page 32

... IS42S32200B DC ELECTRICAL CHARACTERISTICS Input Leakage Current IL I Output Leakage Current OL V Output High Voltage Level OH V Output Low Voltage Level OL (1,2) I Operating Current CC1 I Precharge Standby Current CC2P I (In Power-Down Mode) CC2PS I Precharge Standby Current CC2N I (In Non Power-Down Mode) CC2NS ...

Page 33

... IS42S32200B AC ELECTRICAL CHARACTERISTICS Symbol Parameter t Clock Cycle Time CK3 t CK2 t Access Time From CLK (4) AC3 t AC2 t CLK HIGH Level Width CHI t CLK LOW Level Width CL t Output Data Hold Time OH t Output LOW Impedance Time LZ t Output HIGH Impedance Time HZ3 ...

Page 34

... IS42S32200B AC ELECTRICAL CHARACTERISTICS Symbol Parameter t Input Data To Precharge DPL3 Command Delay time t DPL2 Input Data To Active / Refresh CAS Latency = 3 t DAL3 Command Delay time (During Auto-Precharge) t DAL2 t Transition Time ( Write Recovery Time WR t Exit Self Refresh and Active Command XSR t Auto Refresh Period ...

Page 35

... IS42S32200B OPERATING FREQUENCY / LATENCY RELATIONSHIPS SYMBOL PARAMETER — Clock Cycle Time — Operating Frequency t READ/WRITE command to READ/WRITE command CCD t CKE to clock disable or power-down entry mode CKED t CKE to clock enable or power-down exit setup mode PED t DQM to input data delay DQD t DQM to data mask during WRITEs ...

Page 36

... IS42S32200B INITIALIZE AND LOAD MODE REGISTER CLK CKS CKH CKE CMH CMS CMH CMS COMMAND NOP PRECHARGE DQM0-DQM3 A0-A9 ALL BANKS A10 SINGLE BANK BA0, BA1 ALL BANKS DQ T Power-up: V Precharge CC and CLK stable all banks T = 100µs Min. 36 Tn+1 To+1 ...

Page 37

... IS42S32200B POWER-DOWN MODE CYCLE T0 CLK t t CKS CKH CKE t t CMS CMH COMMAND PRECHARGE DQM0-DQM3 A0-A9 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK DQ High-Z All banks idle, enter Precharge all active banks power-down mode CAS latency = 2, 3 Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 38

... IS42S32200B CLOCK SUSPEND MODE CLK CKS CKH CKS CKE t t CMS CMH COMMAND READ NOP t t CMS CMH DQM0-DQM3 A0-A9 (2) COLUMN A10 BA0, BA1 BANK DQ CAS latency = 2, burst length = CKH NOP NOP NOP m+1 OUT OUT Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 39

... IS42S32200B AUTO-REFRESH CYCLE CLK t t CKS CKH CKE t t CMS CMH PRECHARGE NOP COMMAND DQM0-DQM3 A0-A9 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK ( High-Z CAS latency = 2, 3 Integrated Silicon Solution, Inc. — www.issi.com — 09/29/ Auto NOP Refresh RFC 1-800-379-4774 ...

Page 40

... IS42S32200B SELF-REFRESH CYCLE T0 t CLK CKS CKH CKE t t CMS CMH COMMAND PRECHARGE NOP DQM0-DQM3 A0-A9 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK DQ High-Z t Precharge all active banks refresh mode CAS latency = CKS t RAS Auto Refresh RP Enter self CLK stable prior to exiting self refresh mode Integrated Silicon Solution, Inc. — ...

Page 41

... IS42S32200B READ WITHOUT AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW t t DISABLE AUTO PRECHARGE AS AH BA0, BA1 BANK DQ t RCD t RAS t RC CAS latency = 2, Burst Length = 4 CAS CAS CAS CAS Integrated Silicon Solution, Inc. — ...

Page 42

... IS42S32200B READ WITH AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 BANK DQ t RCD t RAS t RC CAS CAS CAS latency = 2, Burst Length = 4 CAS CAS READ NOP ...

Page 43

... IS42S32200B SINGLE READ WITHOUT AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW DISABLE AUTO PRECHARGE BA0, BA1 BANK DQ t RCD t RAS t RC CAS CAS latency = 2, Burst Length = 1 CAS CAS CAS Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 44

... IS42S32200B SINGLE READ WITH AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9, ROW A10 ROW BA0, BA1 BANK DQ t RCD t RAS t RC CAS CAS CAS CAS latency = 2, Burst Length = 1 CAS NOP NOP READ NOP ...

Page 45

... IS42S32200B ALTERNATING BANK READ ACCESSES CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 BANK BANK 0 RCD t RRD t - BANK 0 RAS t - BANK 0 RC Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 46

... IS42S32200B READ - FULL-PAGE BURST CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP READ t CMS DQM0-DQM3 A0-A9, ROW COLUMN A10 ROW BA0, BA1 BANK BANK DQ t RCD NOP NOP NOP t CMH OUT OUT each row (x32) has CAS Latency 256 locations Integrated Silicon Solution, Inc. — ...

Page 47

... IS42S32200B READ - DQM OPERATION CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW BA0, BA1 BANK DQ t RCD CAS Latency = 2, Burst Length = 4 CAS CAS CAS CAS Integrated Silicon Solution, Inc. — www.issi.com — 09/29/03 ...

Page 48

... IS42S32200B WRITE - WITHOUT AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW t t DISABLE AUTO PRECHARGE AS AH BA0, BA1 BANK DQ t RCD t RAS t RC Burst Length = WRITE NOP NOP NOP t t CMS ...

Page 49

... IS42S32200B WRITE - WITH AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND t CMS DQM0-DQM3 A0-A9 ROW ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 BANK DQ t RCD t RAS t RC Integrated Silicon Solution, Inc. — www.issi.com — 09/29/ WRITE ...

Page 50

... IS42S32200B SINGLE WRITE - WITHOUT AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW t t DISABLE AUTO PRECHARGE AS AH BA0, BA1 BANK DQ t RCD t RAS WRITE NOP NOP PRECHARGE t t CMS CMH COLUMN m ...

Page 51

... IS42S32200B SINGLE WRITE - WITH AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW BA0, BA1 BANK DQ t RCD t RAS t RC Integrated Silicon Solution, Inc. — www.issi.com — 09/29/ NOP NOP WRITE NOP ...

Page 52

... IS42S32200B ALTERNATING BANK WRITE ACCESS CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND t CMS DQM0-DQM3 A0-A9 ROW ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 BANK BANK 0 RCD t RRD t - BANK 0 RAS t - BANK WRITE NOP ACTIVE NOP t CMH COLUMN m ROW ...

Page 53

... IS42S32200B WRITE - FULL PAGE BURST CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW BA0, BA1 BANK DQ t RCD Integrated Silicon Solution, Inc. — www.issi.com — 09/29/ WRITE NOP NOP t t CMS CMH COLUMN m ...

Page 54

... IS42S32200B WRITE - DQM OPERATION CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM0-DQM3 A0-A9 ROW A10 ROW BA0, BA1 BANK DQ t RCD WRITE NOP NOP t t CMS CMH COLUMN m ENABLE AUTO PRECHARGE DISABLE AUTO PRECHARGE BANK Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 55

... Order Part No. IS42S32200B-6T 400-mil TSOP II IS42S32200B-6TL 400-mil TSOP II, Lead free IS42S32200B-7T 400-mil TSOP II IS42S32200B-7TL 400-mil TSOP II, Lead free Order Part No. IS42S32200B-6TI 400-mil TSOP II IS42S32200B-6TLI 400-mil TSOP II, Lead free IS42S32200B-7TI 400-mil TSOP II IS42S32200B-7TLI 400-mil TSOP II, Lead free 1-800-379-4774 ISSI ® Package Package 55 ...

Page 56

PACKAGING INFORMATION Plastic TSOP 54–Pin, 86-Pin Package Code: T (Type II Plastic TSOP (T - Type II) Millimeters Symbol Min Max Ref. Std. No. Leads ( — 1.20 A1 0.05 0.15 A2 — ...