PEB2445NV1.2 Lantiq, PEB2445NV1.2 Datasheet - Page 29

• Manufacturer Part Number: PEB2445NV1.2
• Manufacturer: Lantiq

Specifications of PEB2445NV1.2

• Lead Free Status / Rohs Status: Supplier Unconfirmed

advanced by the number of bit periods programmed to the RS2, RS1 and RS0 bits of the
CSR. For example, programming the CSR with (1100XXXX) a new frame starts 6-bit
periods before the rising edge of the SP pulse.
Selecting RRE to logical 1 the frame is delayed by half a bit period (see figure 12). The
system interface inputs are processed in the same way they are in the standard
configuration.
Output Buffer
The output buffer rearranges the data read from the speech memory. It basically
converts the parallel data to serial data. Depending on the validity bit the output buffer
outputs the data or switches the line to high impedance. The most significant bits of the
256 words in the connection memory are interpreted as validity bits for the 256 possible
output channels: A logical 0 enables the programmed connection, a logical 1 tristates the
output.
The mode register (MOD) bits Ml1, Ml0, MO1 and MO0 control this process. The
possible output modes are listed in table 3.
Table 3
Possible Output Modes
Output Modes
8
4
2
1
The four most significant bits of the clock shift register are of interest for the input lines.
They only affect the odd input lines (see chapter 4.6.2): The frame structure can be
data is then sampled in the middle of the respective bit period for all data rates.
The last line of figure 12 shows the sampling instants for the CSR entry (1001XXXX).
Then the input frame is advanced by 4-bit periods and delayed by a half resulting in an
3 1/2-clock period advancement of the input frame. For further examples refer to
figure 20.
Thus the frame structure may be selected to begin at any 1/2-bit period value between
an resulting advancement of 7-bit periods and a resulting delay of 1/2 a bit period.
Setting CSR = 0X
2
Semiconductor Group
8192
4096
+
+
H
the same timing conditions apply to even and odd inputs. Then all
2048
4096
8192
4
4
2048
2048
kbit/s
kbit/s
kbit/s
kbit/s
kbit/s
29
Functional Description
Type
Single mode
Single mode
Single mode
Mixed mode
Mixed mode
PEB 2445
02.96