AD7545AKR Analog Devices Inc, AD7545AKR Datasheet - Page 5

• Manufacturer Part Number: AD7545AKR
• Description: IC DAC 12BIT W/BUFF MULT 20-SOIC
• Manufacturer: Analog Devices Inc

Specifications of AD7545AKR

• Rohs Status: RoHS non-compliant
• Settling Time: 2µs
• Number Of Bits: 12
• Data Interface: Parallel
• Number Of Converters: 1
• Voltage Supply Source: Single Supply
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 20-SOIC (7.5mm Width)
• Power Dissipation (max): -

Figure 5 and Table III illustrate the recommended circuit and
code relationship for bipolar operation. The D/A function itself
uses offset binary code and inverter U
verts twos complement input code to offset binary code. If ap-
propriate; inversion of the MSB may be done in software using
an exclusive –OR instruction and the inverter omitted. R3, R4
and R5 must be selected to match within 0.01% and they should
be the same type of resistor (preferably wire-wound or metal
foil), so their temperature coefficients match. Mismatch of R3
value to R4 causes both offset and full-scale error. Mismatch of
R5 and R4 and R3 causes full-scale error.
0 1 1 1
0 0 0 0
0 0 0 0
1 1 1 1
1 0 0 0
Figure 6 shows an alternative method of achieving bipolar out-
put. The circuit operates with sign plus magnitude code and has
the advantage of giving 12-bit resolution in each quadrant, com-
pared with 11-bit resolution per quadrant for the circuit of Fig-
ure 5. The AD7592 is a fully protected CMOS change-over
switch with data latches. R4 and R5 should match each other to
0.01% to maintain the accuracy of the D/A converter. Mismatch
between R4 and R5 introduces a gain error.
REV. A
V
IN
Figure 5. Bipolar Operation (Twos Complement Code)
V
Table III. Twos Complement Code Table for Circuit of
Figure 5
IN
Figure 6. 12-Bit Plus Sign Magnitude D/A Converter
(SEE TEXT)
Data Input
R1
R1
*
*
19
1 1 1 1
0 0 0 0
0 0 0 0
1 1 1 1
0 0 0 0
19
U
V
1
DB11–DB0
V
REF
DB11
V
V
REF
18
DD
DD
V
4
12
V
18
DD
DD
AD7545
AD7545
SIGN BIT
R
20
FB
DATA INPUT
DB10–DB0
R
20
FB
AGND
11
12
1 1 1 1
0 0 0 1
0 0 0 0
1 1 1 1
0 0 0 0
OUT1
3
R2
*
AGND
OUT1
1
R2
2
*
1
2
COMMON
ANALOG
C1
33pF
ANALOG
COMMON
A1
AD544L
C1
33pF
Analog Output
–V
–V
+V
+V
0 Volts
A1
*
1
SEE TABLE I.
AD544L
FOR VALUES OF R1 AND R2
on the MSB line con-
IN
IN
IN
IN
*
SEE TABLE I.
FOR VALUES OF R1 AND R2
×
×
×
×
20kΩ
R4
1/2 AD7592JN









10kΩ



5kΩ
10%
R3
R6
2047
2048
2048
2048
2048
2048
10kΩ
10%
R3
1
1
R4
20kΩ












A2
A2
20kΩ
AD544J
R5
AD544J
20kΩ
R5
V
OUT
V
OUT
–5–
Table IV. 12-Plus Sign Magnitude Code Table for Circuit of
Figure 6
Sign
Bit
0
0
1
1
Note: Sign bit of “0” connects R3 to GND.
APPLICATIONS HINTS
Output Offset: (CMOS D/A converters exhibit a code depen-
dent output resistance which, in turn, causes a code dependent
amplifier noise gain. The effect is a code dependent differential
nonlinearity term at the amplifier output that depends on V
where V
monotonic operation it is recommended that V
than 25 × 10
Suitable op amps are AD517L and AD544L. The AD517L is
best suited for fixed reference applications with low bandwidth
requirements: it has extremely low offset (50 µV) and in most
applications will not require an offset trim. The AD544L has a
much wider bandwidth and higher slew rate and is recommended
for multiplying and other applications requiring fast settling. An
offset trim on the AD544L may be necessary in some circuits.
General Ground Management: AC or transient voltages
between AGND and DGND can cause noise injection into the
analog output. The simplest method of ensuring that voltages at
AGND and DGND are equal is to tie AGND and DGND
together at the AD7545. In more complex systems where the
AGND and DGND intertie is on the backplane, it is recom-
mended that two diodes be connected in inverse parallel
between the AD7545 AGND and DGND pins (IN914 or
equivalent).
Digital Glitches: When WR and CS are both low the latches
are transparent and the D/A converter inputs follow the data
inputs. In some bus systems, data on the data bus is not always
valid for the whole period during which WR is low and as a
result invalid data can briefly occur at the D/A converter inputs
during a write cycle. Such invalid data can cause unwanted
glitches at the output of the D/A converter. The solution to this
problem, if it occurs, is to retime the write pulse WR so that it
only occurs when data is valid.
Another cause of digital glitches is capacitive coupling from the
digital lines to the OUT1 and AGND terminals. This should be
minimized by screening the analog pins of the AD7545 (Pins 1,
2, 19, 20) from the digital pins by a ground track run between
Pins 2 and 3 and between Pins 18 and 19 of the AD7545. Note
how the analog pins are at one end of the package and separated
from the digital pins by V
the board level. On-chip capacitive coupling can also give rise
to crosstalk from the digital-to-analog sections of the AD7545,
particularly in circuits with high currents and fast rise and
fall times. This type of crosstalk is minimized by using
OS
Binary Number in DAC
MSB
1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1 1 1 1 1
is the amplifier input offset voltage. To maintain
–6
) (V
REF
) over the temperature range of operation.
DD
LSB
and DGND to aid screening at
Analog Output, V
0 Volts
0 Volts
– V
+ V
IN
IN
×
×
OS



AD7545



4096
4095
4095
4096
be no greater






OUT
OS