AD9054ABST-135 Analog Devices Inc, AD9054ABST-135 Datasheet
AD9054ABST-135
Specifications of AD9054ABST-135
Available stocks
Related parts for AD9054ABST-135
AD9054ABST-135 Summary of contents
Page 1
GENERAL DESCRIPTION The AD9054A is an 8-bit monolithic analog-to-digital converter optimized for high speed, low power, small size and ease of use. With a 200 MSPS encode rate capability and full-power analog bandwidth of 350 MHz, the component is ...
Page 2
... Full IV 1.5 Full IV 2.0 Full IV 0 Full VI 2.4 Full VI Binary = max unless otherwise noted.) AD9054ABST-135 Max Min Typ Max 8 ± 0.9 +1.5/–1.0 +1.5/–1.0 ± 1.0 +2.0/–1.0 +2.0/–1.0 ± 1.5 ± 0.6 ± 1.5 ± 2.0 ± 0.9 ± ...
Page 3
... 20°C/W, θ IV. Parameter is guaranteed by design and characterization testing. V. Parameter is a typical value only. VI. 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range. AD9054ABST-135 Max Min Typ Max 156 120 140 781 600 700 0.015 0.005 ...
Page 4
... ORDERING GUIDE Temperature Model Range AD9054ABST-200 –40°C to +85°C AD9054ABST-135 –40°C to +85°C AD9054A/PCB 25° Plastic Thin Quad Flatpack (LQFP). CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. ...
Page 5
PIN FUNCTION DESCRIPTIONS Pin Number Mnemonic Function 1 ENCODE Encode Clock for ADC (ADC Samples on Rising Edge of ENCODE) ENCODE 2 Encode Clock Complement (ADC Samples on Falling Edge of ENCODE 15, 18, 28, VDD Power Supply ...
Page 6
AD9054A SAMPLE N–1 AIN SAMPLE N– ENCODE ENCODE t HDS t HDS t SDS PWDS PORT A DATA N–7 DATA N–7 D –D OR N– PORT B DATA N–8 DATA N–6 ...
Page 7
EQUIVALENT CIRCUITS AIN V DD VREF IN 300 ENCODE AIN V DD 17.5k 300 ENCODE OR DS 7.5k AD9054A 17.5k 300 300 DEMUX 7.5k DEMUX V DD DIGITAL OUTPUTS V DD VREF OUT V DD ...
Page 8
AD9054A–Typical Performance Characteristics 55 50 SNR 45 SINAD 40 NYQUIST FREQUENCY 35 (100MHz – MHz SNR 45 44 SINAD 100 ...
Page 9
10.3MHz SNR SINAD 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 ENCODE PULSEWIDTH – 70MHz 42 ...
Page 10
AD9054A –40 –45 –50 70MHz –55 50MHz –60 20MHz –65 –70 –60 –40 – – –40 –45 –50 70MHz –55 –60 –65 –70 –60 –40 – – –40 ...
Page 11
F1 = 55.0MHz – 56.0MHz –7.0dBFS –20 –30 –40 –50 –60 –70 –80 –90 –100 MHz 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 ...
Page 12
AD9054A 2.502 2.501 2.500 2.499 2.498 –40 – – C AMB APPLICATION NOTES THEORY OF OPERATION The AD9054A combines Analog Devices’ patented MagAmp bit-per-stage architecture with flash converter technology to create a high performance, low power ...
Page 13
Digital Inputs SNR performance is directly related to the sampling clock sta- bility in A/D converters, particularly for high input frequencies and wide bandwidths. A low jitter clock (< 100 MHz) is essential for optimum performance when digitizing ...
Page 14
AD9054A Applications that call for the AD9054A to be synchronized at power-up or only periodically during calibration/reset (i.e., valid data is not required prior to synchronization), need only be concerned with the timing of the falling edge of DS. The ...
Page 15
EVALUATION BOARD The AD9054A evaluation board offers an easy way to test the AD9054A. It provides dc biasing for the analog input, generates the latch clocks for both full speed and demuxed modes, and includes a reconstruction DAC. The board ...
Page 16
AD9054A ...
Page 17
AD9054A ...
Page 18
... MC74F574DW 23 1 AD9631AR 24 1 AD9760AR 25 1 AD9054ABST 26 1 P8002SCT- 90F1533 PARTS NOT ON BILL OF MATERIALS, AND NOT TO BE INSTALLED: C5, C36, C37, R17–R20. BILL OF MATERIALS REFERENCE DESCRIPTION 0.1 µF CER CHIP CAP 0805 C1, C2, C4, C6–C8, C10–C22, C24–C29, C31– ...
Page 19
OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 44-Lead Plastic Thin Quad Flatpack (LQFP) (ST-44) 0.063 (1.60) MAX 0.472 (12.00) BSC SQ 0.030 (0.75) 33 0.018 (0.45) 34 SEATING PLANE TOP VIEW (PINS DOWN 0.006 (0.15) 0.002 ...
Page 20
AD9054A –Revision History Location Data Sheet changed from REV REV. D. Edit to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . ...