LTC2170IUKG-14#TRPBF Linear Technology, LTC2170IUKG-14#TRPBF Datasheet - Page 25

• Manufacturer Part Number: LTC2170IUKG-14#TRPBF
• Description: IC ADC 14BIT SER/PAR 25M 52-QFN
• Manufacturer: Linear Technology

Specifications of LTC2170IUKG-14#TRPBF

• Number Of Bits: 14
• Sampling Rate (per Second): 25M
• Data Interface: Serial, Parallel
• Number Of Converters: 4
• Power Dissipation (max): 243mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 52-WFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

APPLICATIONS INFORMATION
applied—an exclusive-OR operation is applied between
the LSB and all other bits. The FR and DCO outputs are
not affected. The output randomizer is enabled by serially
programming mode control register A1.
Digital Output Test Pattern
To allow in-circuit testing of the digital interface to the
A/D, there is a test mode that forces the A/D data outputs
(D13-D0) of all channels to known values. The digital
output test patterns are enabled by serially programming
mode control registers A3 and A4. When enabled, the test
patterns override all other formatting modes: 2’s comple-
ment and randomizer.
Output Disable
The digital outputs may be disabled by serially program-
ming mode control register A2. The current drive for all
digital outputs, including DCO and FR, are disabled to save
power or enable in-circuit testing. When disabled, the com-
mon mode of each output pair becomes high impedance,
but the differential impedance may remain low.
Sleep and Nap Modes
The A/D may be placed in sleep or nap modes to conserve
power. In sleep mode the entire chip is powered down,
resulting in 1mW power consumption. Sleep mode is
enabled by mode control register A1 (serial program-
ming mode), or by SDI (parallel programming mode).
The amount of time required to recover from sleep mode
depends on the size of the bypass capacitors on V
REFH and REFL. For the suggested values in Figure 8, the
A/D will stabilize after 2ms.
In nap mode any combination of A/D channels can be
powered down while the internal reference circuits and the
PLL stay active, allowing a faster wake-up than from sleep
mode. Recovering from nap mode requires at least 100
clock cycles. If the application demands very accurate DC
settling, then an additional 50μs should be allowed so the
on-chip references can settle from the slight temperature
shift caused by the change in supply current as the A/D
leaves nap mode. Nap mode is enabled by the mode control
register A1 in the serial programming mode.
REF
,
DEVICE PROGRAMMING MODES
The operating modes of the LTC2172-14/LTC2171-14/
LTC2170-14 can be programmed by either a parallel
interface or a simple serial interface. The serial interface
has more fl exibility and can program all available modes.
The parallel interface is more limited and can only program
some of the more commonly used modes.
Parallel Programming Mode
To use the parallel programming mode, PAR/SER should
be tied to V
logic inputs that set certain operating modes. These pins
can be tied to V
3.3V CMOS logic. When used as an input, SDO should
be driven through a 1k series resistor. Table 3 shows the
modes set by CS, SCK, SDI and SDO.
Table 3. Parallel Programming Mode Control Bits (PAR/SER = V
PIN
CS
SCK
SDI
SDO
Serial Programming Mode
To use the serial programming mode, PAR/SER should be
tied to ground. The CS, SCK, SDI and SDO pins become
a serial interface that program the A/D mode control
registers. Data is written to a register with a 16-bit serial
word. Data can also be read back from a register to verify
its contents.
Serial data transfer starts when CS is taken low. The data
on the SDI pin is latched at the fi rst 16 rising edges of
SCK. Any SCK rising edges after the fi rst 16 are ignored.
The data transfer ends when CS is taken high again.
DESCRIPTION
2-Lane/1-Lane Selection Bit
0 = 2-Lane, 16-Bit Serialization Output Mode
1 = 1-Lane, 14-Bit Serialization Output Mode
LVDS Current Selection Bit
0 = 3.5mA LVDS Current Mode
1 = 1.75mA LVDS Current Mode
Power Down Control Bit
0 = Normal Operation
1 = Sleep Mode
Internal 100Ω Termination Selection Bit
0 = Internal Termination Disabled
1 = Internal Termination Enabled
LTC2171-14/LTC2170-14
DD
. The CS, SCK, SDI and SDO pins are binary
DD
or ground, or driven by 1.8V, 2.5V or
LTC2172-14/
25
21721014fa
DD
)