CS5530-ISZ Cirrus Logic Inc, CS5530-ISZ Datasheet - Page 9

IC ADC 24BIT 1CH W/LNA 20SSOP

CS5530-ISZ

Manufacturer Part Number
CS5530-ISZ
Description
IC ADC 24BIT 1CH W/LNA 20SSOP
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS5530-ISZ

Number Of Converters
1
Package / Case
20-SSOP
Number Of Bits
24
Sampling Rate (per Second)
3.84k
Data Interface
Serial
Power Dissipation (max)
45mW
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Number Of Adc Inputs
1
Architecture
Delta-Sigma
Conversion Rate
6.25 SPs to 3840 SPs
Resolution
24 bit
Input Type
Voltage
Interface Type
Serial (3-Wire)
Voltage Reference
2.5 V
Maximum Power Dissipation
500 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1158 - BOARD EVAL FOR CS5530
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1283-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS5530-ISZ
Manufacturer:
CIRRUS
Quantity:
1 529
Part Number:
CS5530-ISZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS5530-ISZ
0
Part Number:
CS5530-ISZR
Manufacturer:
CIRRUS
Quantity:
1 000
Part Number:
CS5530-ISZR
Manufacturer:
CIRRUS
Quantity:
200
Part Number:
CS5530-ISZR
Manufacturer:
CIRRUS
Quantity:
200
Part Number:
CS5530-ISZR
Manufacturer:
CIRRUS
Quantity:
200
Part Number:
CS5530-ISZR
Manufacturer:
CIRRUS
Quantity:
200
Part Number:
CS5530-ISZR
Manufacturer:
CIRRUS
Quantity:
200
Part Number:
CS5530-ISZR
0
SWITCHING CHARACTERISTICS
(VA+ = 2.5 V or 5 V ±5%; VA- = -2.5V±5% or 0 V; VD+ = 3.0 V ±10% or 5 V ±5%;DGND = 0 V; Levels: Logic 0 = 0
V, Logic 1 = VD+; C
Notes: 21. Device parameters are specified with a 4.9152 MHz clock.
DS742F3
Master Clock Frequency
Master Clock Duty Cycle
Rise Times
Fall Times
Start-up
Oscillator Start-up Time
Serial Port Timing
Serial Clock Frequency
Serial Clock
SDI Write Timing
CS Enable to Valid Latch Clock
Data Set-up Time prior to SCLK rising
Data Hold Time After SCLK Rising
SCLK Falling Prior to CS Disable
SDO Read Timing
CS to Data Valid
SCLK Falling to New Data Bit
CS Rising to SDO Hi-Z
22. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.
23. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an
external clock source.
L
= 50 pF; See Figures 1 and 2.)
Parameter
External Clock or Crystal Oscillator
XTAL = 4.9152 MHz
Any Digital Input Except SCLK
Any Digital Input Except SCLK
Any Digital Output
Any Digital Output
Pulse Width High
Pulse Width Low
(Note 21)
(Note 22)
(Note 22)
(Note 23)
SCLK
SCLK
Symbol
MCLK
SCLK
t
t
t
rise
ost
fall
t
t
t
t
t
t
t
t
t
1
2
3
4
5
6
7
8
9
Min
250
250
100
100
40
50
50
0
1
-
-
-
-
-
-
-
-
-
-
4.9152
Typ
50
50
20
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
100
100
150
150
150
1.0
1.0
60
5
2
-
-
-
-
-
-
-
-
-
CS5530
MHz
MHz
Unit
ms
µs
µs
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
9

Related parts for CS5530-ISZ