AD73360ASU Analog Devices Inc, AD73360ASU Datasheet - Page 29
![IC ANALOG FRONT END 6CH 44-TQFP](/photos/6/59/65913/505-44-tqfp_sml.jpg)
AD73360ASU
Manufacturer Part Number
AD73360ASU
Description
IC ANALOG FRONT END 6CH 44-TQFP
Manufacturer
Analog Devices Inc
Specifications of AD73360ASU
Number Of Channels
6
Rohs Status
RoHS non-compliant
Number Of Bits
16
Power (watts)
80mW
Voltage - Supply, Analog
3V
Voltage - Supply, Digital
3V
Package / Case
44-TQFP, 44-VQFP
Analog Front End Type
General Purpose
Analog Front End Category
General Purpose
Interface Type
Serial (6-Wire)
Sample Rate
64KSPS
Input Voltage Range
1.64375V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Resolution
16b
Number Of Adc's
6
Power Supply Type
Analog/Digital
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
TQFP
For Use With
EVAL-AD73360LEB - BOARD EVAL FOR AD73360L
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD73360ASU
Manufacturer:
ADI
Quantity:
218
Part Number:
AD73360ASU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD73360ASUZ
Manufacturer:
ADI
Quantity:
219
Company:
Part Number:
AD73360ASUZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD73360ASUZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Programming a Single AD73360 for Mixed Mode Operation
This section describes a typical sequence in programming a
single AD73360 to operate in Mixed Mode. The device is con-
figured in Nonframe Sync Loop-Back (see Figure 14), which
allows the DSP’s Tx Register to determine how many words are
sent to the device during one sample interval. In Nonframe
Sync Loop-Back mode care must be taken when writing to the
AD73360 that an ADC result or register read result contained
in the device’s serial register is not corrupted by a write. The
best way to avoid this is to only write control words when the
AD73360 has no more data to send. This can limit the number
of times a DSP can write to the AD73360 and is dependant on
the SCLK speed and the number of channels powered up. In
this example it is assumed that there are only two channels
powered up and that there is adequate time to transmit data
after the ADC results have been read.
REV. A
*ADC DATA RECEIVED BY THE DSP DURING THE PROGRAMMING PHASE SHOULD NOT BE CONSIDERED VALID RESULTS
SET 8kHz SAMPLING
POWER UP CHANNEL 1&2 AND SET GAINS
POWER UP REFERENCE
SET MIXED MODE
RECEIVE VALID ADC DATA
RECEIVE VALID ADC DATA
CHANGE GAIN ON CHANNEL 1
Figure 33. Programming a Single AD73360 for Operation in Mixed Mode
STEP 1
STEP 2
STEP 3
STEP 4
STEP 5
STEP 6
STEP 7
1000 0001 0000 0011
1000 0011 1111 1010
1000 0010 1110 0000
1000 0000 0000 0010
0111 1111 1111 1111
0111 1111 1111 1111
1000 0011 1000 0010
CONTROL WORD
CONTROL WORD
CONTROL WORD
CONTROL WORD
CONTROL WORD
CONTROL WORD
CONTROL WORD
DSP Tx REG
DSP Tx REG
DSP Tx REG
DSP Tx REG
DSP Tx REG
DSP Tx REG
DSP Tx REG
APPENDIX B
0000 0000 0000 0000
1011 1001 0000 0011
1011 1011 1111 1010
1011 1010 1110 0000
1000 0000 0000 0000
1111 0000 0000 0000
xxxx xxxx xxxx xxxx
INVALID DATA
ADC WORD 1*
ADC WORD 1*
ADC WORD 1*
ADC WORD 1*
ADC WORD 1
ADC WORD 2
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
–29–
In Step 1, the device has just been reset and the on first output
event the AD73360 presents an invalid ADC sample word
Once this word has been received the DSP can begin transmit-
ting programming information to the AD73360. The first con-
trol word sets the sampling rate at 8 kHz. In Step 2, the DSP
instructs the AD73360 to power up channels 1 and 2 and sets
the gain of each. No data is read from the AD73360 at this
point. Steps 3 and 4 set the reference and places the part into
Mixed Mode. In Steps 5 and 6 valid ADC results are read from
the AD73360 and in Step 7 the DSP sends an instruction to the
AD73360 to change the gain of Channel 1.
NOTE
1
This sequence assumes that the DSP SPORT’s Rx and Tx interrupts are
enabled. It is important to ensure there is no latency (separation) between
control words in a cascade configuration. This is especially the case when
programming Control Register B, as it contains settings for SCLK and
DMCLK rates.
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
1000 0000 0000 0000
1111 0000 0000 0000
1111 0000 0000 0000
ADC WORD 1
ADC WORD 2
ADC WORD 2
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
DSP Rx REG
DSP Rx REG
DSP Rx REG
DSP Rx REG
DSP Rx REG
DSP Rx REG
DSP Rx REG
AD73360
1
.