M48T37V-10MH1F STMicroelectronics, M48T37V-10MH1F Datasheet - Page 10
![IC TIMEKPR NVRAM 256KB 3V 44-SOH](/photos/6/58/65869/m48t37v-10mh1f_sml.jpg)
M48T37V-10MH1F
Manufacturer Part Number
M48T37V-10MH1F
Description
IC TIMEKPR NVRAM 256KB 3V 44-SOH
Manufacturer
STMicroelectronics
Series
Timekeeper®r
Type
Clock/Calendar/NVSRAMr
Datasheet
1.M48T37Y-70MH1F.pdf
(30 pages)
Specifications of M48T37V-10MH1F
Memory Size
256K (32K x 8)
Time Format
HH:MM:SS (24 hr)
Date Format
YY-MM-DD-dd
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-SOH
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-4718-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Operation modes
2.2
10/30
WRITE mode
The M48T37Y/V is in the WRITE mode whenever W and E are low. The start of a WRITE is
referenced from the latter occurring falling edge of W or E. A WRITE is terminated by the
earlier rising edge of W or E. The addresses must be held valid throughout the cycle. E or W
must return high for a minimum of t
to the initiation of another READ or WRITE cycle. Data-in must be valid t
end of WRITE and remain valid for t
cycles to avoid bus contention; however, if the output bus has been activated by a low on E
and G, a low on W will disable the outputs t
Figure 5.
Figure 6.
A0-A14
E
W
DQ0-DQ7
A0-A14
E
W
DQ0-DQ7
WRITE enable controlled, WRITE AC waveform
Chip enable controlled, WRITE AC waveforms
tAVEL
tAVEL
tAVWL
tAVWL
Doc ID 7019 Rev 9
tWLQZ
EHAX
WHDX
from chip enable or t
tAVWH
tAVEH
afterward. G should be kept high during WRITE
tWLWH
WLQZ
VALID
tAVAV
VALID
tAVAV
tELEH
after W falls.
tDVEH
tDVWH
DATA INPUT
DATA INPUT
tWHDX
WHAX
from WRITE enable prior
tEHDX
M48T37Y, M48T37V
DVWH
tWHQX
tEHAX
tWHAX
prior to the
AI00927
AI00926