SI5338A-A-GM Silicon Laboratories Inc, SI5338A-A-GM Datasheet - Page 24
![IC CLK GEN QUAD 700MHZ 24-QFN](/photos/6/55/65598/si5338a-a-gm_sml.jpg)
SI5338A-A-GM
Manufacturer Part Number
SI5338A-A-GM
Description
IC CLK GEN QUAD 700MHZ 24-QFN
Manufacturer
Silicon Laboratories Inc
Type
Clock Generatorr
Datasheet
1.SI5338B-A-GM.pdf
(42 pages)
Specifications of SI5338A-A-GM
Pll
Yes
Input
CML, HCSL, HSCL, LVDS, LVPECL, Crystal
Output
CMOS, HCSL. HSTL. LVDS. LVPECL. SSTL
Number Of Circuits
1
Ratio - Input:output
3:4
Differential - Input:output
Yes/Yes
Frequency - Max
700MHz
Divider/multiplier
Yes/Yes
Voltage - Supply
1.71 V ~ 3.63 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-QFN
Frequency-max
700MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-1747 - KIT PROG FIELD SI5338/4/0336-1556 - BOARD EVALUATION SI5338
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1553-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5338A-A-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
3.8. Power Consumption
The Si5338 Power consumption is a function of
Because of internal voltage regulation, the current from
the core V
hence the plot shown in Figure 14 can be used to
estimate the V
The current from the output supply voltages can be
estimated from the values provided in Table 3, “DC
Characteristics,” on page 5. To get the most accurate
value
Clockbuilder software should be used. To do this, go to
the “Power” tab of the Clockbuilder and press
“Measure”. In this manner, a specific configuration can
Supply voltage
Frequency of output Clocks
Number of output Clocks
Format of output Clocks
80
75
70
65
60
55
50
45
40
35
30
for
0
DD
V
DD
DD
is independent of the V
core (pins 7 and 24) current.
Figure 14. Core VDD Supply Average Current vs Output Frequency
4 Active Outputs, Fractional Output MS
4 Active Outputs, Integer Output MS
3 Active Outputs, Fractional Output MS
3 Active Outputs, Integer Output MS
2 Active Outputs, Fractional Output MS
2 Active Outputs, Integer Output MS
1 Active Output, Fractional Output MS
1 Active Output, Integer Output MS
currents,
50
the
100
Si5338-EVB
DD
voltage and
150
Output Frequency (MHz)
with
Rev. 1.0
be implemented on the EVB and the actual current for
each supply voltage measured. When doing this it is
critical that the output drivers have the proper load
impedance for the selected format.
When testing for output driver current with HSTL and
SSTL, it is required to have load circuitry as shown in
“AN408: Termination Options for Any-Frequency, Any-
Output Clock Generators and Clock Buffers”. The
Si5338 EVB has layout pads that can be used for this
purpose. When testing for output driver current with
LVPECL the same layout pads can be used to
implement the LVPECL bias resistor of 130 (2.5 V
VDDx) or 200 (3.3 V VDDx). See the schematic in the
Si5338-EVB data sheet and AN408 for additional
information.
200
250
300
350
Si5338
400
24