PI6C180BVE Pericom Semiconductor, PI6C180BVE Datasheet
PI6C180BVE
Specifications of PI6C180BVE
Related parts for PI6C180BVE
PI6C180BVE Summary of contents
Page 1
Features • High-speed, to 140 MHz • Low-noise non-inverting 1-18 buffer • Supports up to four SDRAM DIMMs • Low skew (< 250ps) between any two output clocks 2 • Serial Configuration interface • Multiple ...
Page 2
Pin Description Pin Symbol SDRAM[0-3] 13, 14, 17, 18 SDRAM[4-7] 31, 32, 35, 36 SDRAM[8-11] 40, 41, 44, 45 SDRAM[12-15] 21, 28 SDRAM[16-17] 11 Buf_IN DATA 25 S CLOCK 3, 7, 12, ...
Page 3
I C Control 2 The I C interface permits individual enable/disable of each clock output and test mode enable. The PI6C180B is a slave receiver device. It can not be read back. Sub addressing is not supported. All ...
Page 4
DC Operating Specifications Symbol Parameter Input Voltage V Input High voltage IH V Input Low voltage IL I Input leakage current IL V [0-9] = 3.3V ± Output High voltage OH V Output Low voltage OL C Output ...
Page 5
Clocking Interface (TTL) Input Waveform Output Waveform Minimum and Maximum Expected Capacitive Loads Min. Max. Clock Units Load Load SDRAM Notes: 1. Maximum rise/fall times are guaranteed at maximum specified load. 2. Minimum rise/fall times are ...
Page 6
PCB Layout Suggestion C1 VDD VSS C2 VDD VSS C3 VDD VSS C4 VDD VSS C5 VDD VSS C6 VDD Note: 1. This is only a suggested layout. There may be alternate solutions depending on actual PCB design and layout. ...
Page 7
... Ordering Information Ordering Code PI6C180BVE Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ 2. ...