LMV112SD/NOPB National Semiconductor, LMV112SD/NOPB Datasheet

IC CLOCK BUFFER DUAL 40MHZ 8-LLP

LMV112SD/NOPB

Manufacturer Part Number
LMV112SD/NOPB
Description
IC CLOCK BUFFER DUAL 40MHZ 8-LLP
Manufacturer
National Semiconductor
Type
Fanout Buffer (Distribution)r
Datasheet

Specifications of LMV112SD/NOPB

Number Of Circuits
2
Ratio - Input:output
2:2
Differential - Input:output
No/No
Input
Clock
Output
Clock
Frequency - Max
40MHz
Voltage - Supply
2.4 V ~ 5.0 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-LLP
Frequency-max
40MHz
Slew Rate
110V/µs
Supply Voltage Range
2.4V To 5V
Logic Case Style
LLP
No. Of Pins
8
Operating Temperature Range
-40°C To +85°C
Msl
MSL 1 - Unlimited
Single Supply Voltage Min (+v)
2.4V
Rohs Compliant
Yes
Amplifier Case Style
LLP
For Use With
LMV112SDEVAL - BOARD EVALUATION FOR LMV112SD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
*LMV112SD
LMV112SD
LMV112SDNOPB
LMV112SDNOPBTR
LMV112SDNOPBTR
LMV112SDTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMV112SD/NOPB
Manufacturer:
TI
Quantity:
144
© 2005 National Semiconductor Corporation
LMV112
40 MHz Dual Clock Buffer
General Description
The LMV112 is a high speed dual clock buffer designed for
portable communications and accurate multi-clock systems.
The LMV112 integrates two 40 MHz low noise buffers which
optimizes application and out performs large discrete solu-
tions. This device enables superb system operation between
the base band and the oscillator signal path while eliminating
crosstalk.
National Semiconductor’s unique technology and design de-
liver accuracy, capacitance and load resistance while in-
creasing the drive capability of the device. The low power
consumption makes the LMV112 perfect for battery applica-
tions.
The robust, independent, and flexible buffers are designed to
provide the customer with the ability to manage complex
clock signals in the latest wireless applications. The buffers
deliver 110 V/µs internal slew rate with independent shut-
down and duty cycle precision. The patented analog circuit
drives capacitive loads beyond 20 pF. National’s proven
biasing technique has 1V centering, rail-to-rail input/output
unity gain, and AC coupled convenient inputs. These inte-
grated cells save space and require no external bias resis-
tors. National’s rapid recovery after disable optimizes perfor-
mance and current consumption. The LMV112 offers
individual enable pin controls and since there is no internal
ground reference either single or split supply configurations
offer additional system flexibility and power choices.
The LMV112 is a proven replacement for any discrete cir-
cuitry and simplifies board layout while minimizing related
parasitic components.
The LMV112 is produced in the small LLP package which
offers high quality while minimizing its use of PCB space.
National’s advanced packaging offers direct PCB-IC evalu-
ation via pin access.
Typical Application
DS201353
Features
(Typical values are: V
otherwise specified)
n Small signal bandwidth
n Supply voltage range
n Slew rate
n Total supply current
n Shutdown current
n Rail-to-rail input and output
n Individual buffer enable pins
n Rapid T
n Crosstalk rejection circuitry
n 8-pin LLP, pin access packaging
n Temperature range
Applications
n 3G mobile applications
n WLAN–WiMAX modules
n TD_SCDMA multi-mode MP3 and camera
n GSM modules
n Oscillator modules
on
technology
SUPPLY
= 2.7V and C
20135302
L
= 20 pF, unless
−40˚C to 85˚C
www.national.com
June 2005
2.4V to 5V
110 V/µs
40 MHz
1.6 mA
59 µA

Related parts for LMV112SD/NOPB

LMV112SD/NOPB Summary of contents

Page 1

... This device enables superb system operation between the base band and the oscillator signal path while eliminating crosstalk. National Semiconductor’s unique technology and design de- liver accuracy, capacitance and load resistance while in- creasing the drive capability of the device. The low power consumption makes the LMV112 perfect for battery applica- tions ...

Page 2

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. + − Supply Voltages (V – ESD Tolerance (Note 2) Human Body Machine Model Storage Temperature Range Junction Temperature (Note 3) 2.7V Electrical Characteristics Unless otherwise specified, all limits are guaranteed for T pF kΩ ...

Page 3

Electrical Characteristics Unless otherwise specified, all limits are guaranteed for T pF kΩ nF. Boldface limits apply at temperature range extremes of operating condition. See (Note 4) L COUPLING Symbol Parameter V Output ...

Page 4

Electrical Characteristics Unless otherwise specified, all limits are guaranteed for T pF kΩ nF. Boldface limits apply at temperature range extremes of operating condition. See (Note 4) L COUPLING Symbol Parameter Miscellaneous Performance ...

Page 5

Block Diagram Pin Description Pin No. Pin Name ENABLE OUT 2 7 OUT 1 8 ENABLE 1 Connection Diagram Ordering Information Package Part Number LMV112SD 8-Pin LLP No Pull Back LMV112SDX V Voltage ...

Page 6

Typical Performance Characteristics pF kΩ and nF, unless otherwise specified. L COUPLING Frequency Response Frequency Response Over Temperature Phase Response Over Temperature www.national.com T = 25˚ 2.7V Phase Response ...

Page 7

Typical Performance Characteristics pF kΩ and nF, unless otherwise specified. (Continued) L COUPLING Full Power Bandwidth Voltage Noise Crosstalk Rejection vs. Frequency T = 25˚ 2.7V Gain Flatness 0.1 ...

Page 8

Typical Performance Characteristics pF kΩ and nF, unless otherwise specified. (Continued) L COUPLING Transient Response Negative Small Signal Pulse Response Large Signal Pulse Response www.national.com T = 25˚ 2.7V ...

Page 9

Typical Performance Characteristics pF kΩ and nF, unless otherwise specified. (Continued) L COUPLING I vs. V SUPPLY SUPPLY PSRR vs. Frequency R vs. Frequency OUT T = 25˚ 2.7V ...

Page 10

Typical Performance Characteristics pF kΩ and nF, unless otherwise specified. (Continued) L COUPLING V vs. I (Sourcing) OUT OUT V vs. I (Sinking) OUT OUT I Sourcing vs. V over Temperature SC SUPPLY www.national.com ...

Page 11

Typical Performance Characteristics pF kΩ and nF, unless otherwise specified. (Continued) L COUPLING SUPPLY ENABLE T = 25˚ 2.7V SUPPLY 20135347 11 = 0V, Enable ...

Page 12

Application Section GENERAL The LMV112 is designed to minimize the effects of spurious signals from the base band chip to the oscillator. Also the influence of varying load resistance and capacitance to the oscillator is minimized, while the drive capability ...

Page 13

Application Section (Continued) LAYOUT DESIGN RECOMMENDATION Careful consideration for circuitry design and PCB layout will eliminate problems and will optimize the performance of the LMV112 best to have the same ground plane on the PCB for all power ...

Page 14

... BANNED SUBSTANCE COMPLIANCE National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. ...

Related keywords