LCMXO2-1200ZE-1TG100IR1 Lattice, LCMXO2-1200ZE-1TG100IR1 Datasheet - Page 21
LCMXO2-1200ZE-1TG100IR1
Manufacturer Part Number
LCMXO2-1200ZE-1TG100IR1
Description
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer
Lattice
Datasheet
1.LCMXO2-1200HC-4TG100CR1.pdf
(103 pages)
Specifications of LCMXO2-1200ZE-1TG100IR1
Programmable Type
*
Number Of Macrocells
*
Voltage - Input
*
Speed
*
Mounting Type
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1144
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO2-1200ZE-1TG100IR1
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 21 of 103
- Download datasheet (2Mb)
Lattice Semiconductor
In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling
edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to
switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.
Figure 2-14 shows the output register block on the left, top and bottom edges.
Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)
Right Edge
The output register block on the right edge is a superset of the output register on left, top and bottom edges of the
device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right
edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the out-
put register block on other edges.
In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling
edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used
to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.
Figure 2-15 shows the output register block on the right edge.
SCLK
TD
D0
D1
D
Q
D/L Q
D
D/L Q
Q
2-17
Q0
Q1
MachXO2 Family Data Sheet
Tri-state path
Output path
TQ
Q
Architecture
Related parts for LCMXO2-1200ZE-1TG100IR1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 105 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 108 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 108 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 108 I/O 1.2V -2 SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -2 SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 105 I/O 1.2V -3 SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -2 SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 105 I/O 1.2V -2 SPD
Manufacturer:
Lattice