XC6VSX475T-2FFG1156E Xilinx Inc, XC6VSX475T-2FFG1156E Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
XC6VSX475T-2FFG1156E
Manufacturer Part Number
XC6VSX475T-2FFG1156E
Description
IC FPGA VIRTEX 1156FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™ 6 SXTr
Specifications of XC6VSX475T-2FFG1156E
Number Of Logic Elements/cells
476160
Number Of Labs/clbs
37200
Total Ram Bits
39223296
Number Of I /o
600
Number Of Gates
-
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1156-BBGA, FCBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
XC6VSX475T-2FFG1156I
XC6VSX475T-2FFG1156I
XC6VSX475T-2FFG1156I
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC6VSX475T-2FFG1156E
Manufacturer:
Xilinx Inc
Quantity:
10 000
Table 23: GTX Transceiver Transmitter Switching Characteristics
DS152 (v3.2) April 1, 2011
Product Specification
Notes:
1.
2.
3.
4.
5.
6.
F
T
T
T
V
T
TJ
DJ
TJ
DJ
TJ
DJ
TJ
DJ
TJ
DJ
TJ
DJ
TJ
DJ
TJ
DJ
TJ
DJ
TJ
DJ
GTXTX
RTX
FTX
LLSKEW
TXOOBTRANSITION
TXOOBVDPP
6.5
5.0
4.25
3.75
3.125
3.125L
2.5
1.25
600
480
6.5
5.0
4.25
3.75
3.125
3.125L
2.5
1.25
600
480
Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
All jitter values are based on a bit-error ratio of 1e
PLL frequency at 1.5625 GHz and OUTDIV = 1.
PLL frequency at 2.5 GHz and OUTDIV = 2.
PLL frequency at 2.5 GHz and OUTDIV = 4.
Symbol
Serial data rate range
TX Rise time
TX Fall time
TX lane-to-lane skew
Electrical idle amplitude
Electrical idle transition time
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
Description
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(2)(3)
(1)
-12
.
www.xilinx.com
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
3.125 Gb/s
1.25 Gb/s
3.125 Gb/s
Condition
2.5 Gb/s
20%–80%
80%–20%
4.25 Gb/s
3.75 Gb/s
600 Mb/s
480 Mb/s
6.5 Gb/s
5.0 Gb/s
(5)
(6)
(4)
0.480
Min
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Typ
120
120
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
F
GTXMAX
Max
0.33
0.17
0.33
0.15
0.33
0.14
0.34
0.16
0.35
0.16
0.20
0.08
0.15
0.06
0.03
0.03
350
0.2
0.1
0.1
0.1
15
75
–
–
Units
Gb/s
mV
ps
ps
ps
ns
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
13