COM20020ILJP Standard Microsystems (SMSC), COM20020ILJP Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/6/632/standard_microsystems__smsc__sml.jpg)
COM20020ILJP
Manufacturer Part Number
COM20020ILJP
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet
1.COM20020ILJP.pdf
(72 pages)
Specifications of COM20020ILJP
Number Of Transceivers
1
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
COM20020ILJP
Manufacturer:
SMC
Quantity:
5 510
Company:
Part Number:
COM20020ILJP
Manufacturer:
SMSC
Quantity:
717
Company:
Part Number:
COM20020ILJP
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
COM20020ILJP
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
COM20020ILJP3V
Manufacturer:
SMC
Quantity:
11 698
Part Number:
COM20020ILJPTR
Manufacturer:
SMSC
Quantity:
20 000
6.2.12 Setup 1 Register
6.2.13 Setup 2 Register
Note 6.3
Revision 12-05-06
The Setup 1 Register is a read/write 8-bit register accessed when the Sub Address Bits are set up
accordingly (see the bit definitions of the Configuration Register). The Setup 1 Register allows the user to
change the network speed (data rate) or the arbitration speed independently, invoke the Receive All
feature and change the nPULSE1 driver type. The data rate may be slowed to 156.25Kbps and/or the
arbitration speed may be slowed by a factor of two. The Setup 1 Register defaults to the value 0000 0000
upon hardware reset only.
The Setup 2 Register is new to the COM20020ID. It is an 8-bit read/write register accessed when the Sub
Address Bits SUBAD[2:0] are set up accordingly (see the bit definitions of the Sub Address Register). This
register contains bits for various functions. The CKUP1,0 bits select the clock to be generated from the 20
MHz crystal. The RBUSTMG bit is used to Disable/Enable Fast Read function for High Speed CPU bus
support. The EF bit is used to enable the new timing for certain functions in the COM20020ID (if EF = 0,
the timing is the same as in the COM20020 Rev. B). See Appendix A. The NOSYNC bit is used to enable
the NOSYNC function during initialization.
initialization sequence to be written. If set, the line does not have to be idle for the initialization sequence
to be written. See Appendix A, pg 68.
The RCNTM[1,0] bits are used to set the time-out period of the recon timer. Programming this timer for
shorter time periods has the benefit of shortened network reconfiguration periods. The time periods shown
in the table on the following page are limited by a maximum number of nodes in the network. These time-
out period values are for 5Mbps. For other data rates, scale the time-out period time values accordingly;
the maximum node count remains the same.
The node ID value 255 must exist in the network for the 26.25 mS time-out to be valid.
RCNTM1
0
0
1
1
RCNTM0
0
1
0
1
DATASHEET
420 mS
105 mS
52.5 mS
26.25 mS*
TIME-OUT
Page 30
PERIOD
If this bit is reset, the line has to be idle for the RAM
5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Up to 255 nodes
Up to 64 nodes
Up to 32 nodes
Up to 16 nodes
Note 6.3
MAX NODE
COUNT
SMSC COM20020I Rev D
Datasheet