LUPA-4000-EVAL Cypress Semiconductor Corp, LUPA-4000-EVAL Datasheet - Page 8

no-image

LUPA-4000-EVAL

Manufacturer Part Number
LUPA-4000-EVAL
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of LUPA-4000-EVAL

Lead Free Status / RoHS Status
Supplier Unconfirmed
Setting ADC Reference Voltages
Figure 7. Internal and External ADC Connections
The internal resistor R
The value of this resistor is not tested at sort or at final test. Some
modification may be required as the recommended resistors in
Figure 7
consumption.
Document Number: 38-05712 Rev. *F
R
R
R
RHIGH_adc
RLOW_adc
ADC_VHIGH
ADC
ADC_VLOW
RADC
Resistor
are determined by trade-off between speed and power
gnd_33
2.5 V
Vref_HIGH ~2 V
Integration Time
Handling
Readout
Handling
Vref_LOW ~1 V
ADC
has a value of approximately 300 Ω.
Typical Value (Ω)
ROT
FOT
Figure 9. Integration and Readout for Pipelined Shutter
300
220
75
Line Readout
Reset
N
Readout Frame N-1
Exposure Time N
Operating Modes
The LUPA 4000 sensor operates in the global shutter mode.
Global Shutter Mode
In the global shutter mode, light integration takes place on all
pixels in parallel, although subsequent readout is sequential.
Figure 8
synchronous shutter. All pixels are light sensitive at the same
period of time. The whole pixel core is reset simultaneously; after
the integration time, all pixel values are sampled together on the
storage node inside each pixel. The pixel core is read out line by
line after integration. Note that the integration and readout can
occur in parallel or sequentially.
Figure 8. Global Shutter Operation
Pipelined Global Shutter
In pipelined global shutter mode, the integration and readout are
done in parallel. Images are continuously read and integration of
frame N is ongoing during readout of the previous frame N-1. The
readout of every frame starts with an FOT, during which the
analog value on the pixel diode is transferred to the pixel memory
element. After the FOT, the sensor is read out line by line and
the readout of each line is preceded by the ROT.
the exposure and readout timeline in pipelined global shutter
mode.
FOT
FOT
Common Reset
Reset
N+1
shows the integration and readout sequence for the
Integration Time
Readout Frame N
Exposure Time N+1
Common Sample & Hold
Burst
Readout
Time
CYIL1SM4000AA
FOT
FOT
Time
Figure 9
Page 8 of 32
shows