SJA1000T/N1 NXP Semiconductors, SJA1000T/N1 Datasheet - Page 29

CONTROLLER, CAN, STANDALONE, 28SOIC

SJA1000T/N1

Manufacturer Part Number
SJA1000T/N1
Description
CONTROLLER, CAN, STANDALONE, 28SOIC
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SJA1000T/N1

Data Rate
1000Kbps
Number Of Transceivers
1
Power Down Mode
Sleep
Standard Supported
CAN 2.0B
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Package Type
SO
Supply Current
15mA
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
28
Controller Family/series
SJA1000
Digital Ic Case Style
SOIC
Supply Voltage Range
4.5V To 5.5V
Operating Temperature Range
-40°C To +125°C
No. Of Pins
28
Svhc
No SVHC (18-Jun-2010)
Base
RoHS Compliant
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SJA1000T/N1
Manufacturer:
NXP
Quantity:
8 000
Part Number:
SJA1000T/N1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SJA1000T/N1
0
Part Number:
SJA1000T/N1,118
Manufacturer:
XILINX
Quantity:
125
Part Number:
SJA1000T/N1,118
Manufacturer:
NXP
Quantity:
250
Part Number:
SJA1000T/N1,118
Manufacturer:
NXP
Quantity:
250
Part Number:
SJA1000T/N1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
5. The abort transmission bit is used when the CPU requires the suspension of the previously requested transmission,
6. If the transmission request was set to logic 1 in a previous command, it cannot be cancelled by setting the
6.4.5
The content of the status register reflects the status of the CAN controller. The status register appears to the CPU as a
read only memory.
Table 14 Bit interpretation of the status register (SR); CAN address 2
2000 Jan 04
SR.7
SR.6
SR.5
SR.4
SR.3
SR.2
Stand-alone CAN controller
e.g. to transmit a more urgent message before. A transmission already in progress is not stopped. In order to see if
the original message has been either transmitted successfully or aborted, the transmission complete status bit
should be checked. This should be done after the transmit buffer status bit has been set to logic 1 or a transmit
interrupt has been generated.
It should be noted that a transmit interrupt is generated even if the message was aborted because the transmit buffer
status bit changes to ‘released’.
transmission request bit to logic 0. The requested transmission may be cancelled by setting the abort transmission
bit to logic 1.
BIT
S
TATUS
BS
ES
TS
RS
TCS
TBS
SYMBOL
R
EGISTER
Bus Status; note 1
Error Status; note 2
Transmit Status; note 3
Receive Status; note 3
Transmission Complete
Status; note 4
Transmit Buffer Status;
note 5
(SR)
NAME
VALUE
29
1
0
1
0
1
0
1
0
1
0
1
0
bus-off; the CAN controller is not involved in bus
activities
bus-on; the CAN controller is involved in bus
activities
error; at least one of the error counters has
reached or exceeded the CPU warning limit
defined by the Error Warning Limit Register
(EWLR)
ok; both error counters are below the warning limit
transmit; the CAN controller is transmitting a
message
idle
receive; the CAN controller is receiving a
message
idle
complete; last requested transmission has been
successfully completed
incomplete; previously requested transmission is
not yet completed
released; the CPU may write a message into the
transmit buffer
locked; the CPU cannot access the transmit
buffer; a message is either waiting for
transmission or is in the process of being
transmitted
FUNCTION
Product specification
SJA1000

Related parts for SJA1000T/N1