PCF8563T NXP Semiconductors, PCF8563T Datasheet - Page 22

PCF8563T

Manufacturer Part Number
PCF8563T
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCF8563T

Bus Type
Serial (2-Wire, I2C)
Operating Supply Voltage (typ)
2.5/3.3/5V
Package Type
SO
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
1.8V
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
8
Mounting
Surface Mount
Date Format
DW:DM:M:Y
Time Format
HH:MM:SS
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF8563T
Manufacturer:
PHILIPS
Quantity:
13
Part Number:
PCF8563T
Manufacturer:
PHILIPS
Quantity:
454
Part Number:
PCF8563T
Manufacturer:
ST
0
Part Number:
PCF8563T
Manufacturer:
NXP
Quantity:
5 578
Part Number:
PCF8563T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8563T/5
Manufacturer:
NXP
Quantity:
12 000
Part Number:
PCF8563T/5
Manufacturer:
NXP
Quantity:
500
Part Number:
PCF8563T/5
Manufacturer:
NXP
Quantity:
500
Part Number:
PCF8563T/5
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8563T/5
0
Company:
Part Number:
PCF8563T/5
Quantity:
50 000
Part Number:
PCF8563T/F4
Manufacturer:
TSC
Quantity:
12 000
Part Number:
PCF8563T/F4
Manufacturer:
NXP
Quantity:
12 000
Part Number:
PCF8563T/F4
Manufacturer:
NXP
Quantity:
1 000
Part Number:
PCF8563T/F4
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8563T/F4
0
Company:
Part Number:
PCF8563T/F4
Quantity:
5 000
Part Number:
PCF8563T/F4,118
Manufacturer:
NXP Semiconductors
Quantity:
170
Part Number:
PCF8563T/F4,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8563TD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
NXP Semiconductors
PCF8563
Product data sheet
Fig 16. System configuration
SDA
SCL
TRANSMITTER
9.4 Acknowledge
RECEIVER
MASTER
The number of data bytes transferred between the START and STOP conditions from
transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge
cycle.
Acknowledgement on the I
Fig 17. Acknowledgement on the I
A slave receiver, which is addressed, must generate an acknowledge after the
reception of each byte.
Also a master receiver must generate an acknowledge after the reception of each
byte that has been clocked out of the slave transmitter.
The device that acknowledges must pull-down the SDA line during the acknowledge
clock pulse, so that the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times must be taken into
consideration).
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
by transmitter
data output
by receiver
data output
SCL from
master
RECEIVER
SLAVE
All information provided in this document is subject to legal disclaimers.
condition
START
S
Rev. 7 — 23 July 2010
2
C-bus is illustrated in
TRANSMITTER
RECEIVER
SLAVE
1
2
C-bus
2
TRANSMITTER
Figure
MASTER
17.
not acknowledge
acknowledge
Real-time clock/calendar
8
TRANSMITTER
RECEIVER
MASTER
acknowledgement
clock pulse for
PCF8563
© NXP B.V. 2010. All rights reserved.
mba605
9
mbc602
22 of 44

Related parts for PCF8563T