CYIS1SM1000AA-HHC Cypress Semiconductor Corp, CYIS1SM1000AA-HHC Datasheet - Page 10

• Manufacturer Part Number: CYIS1SM1000AA-HHC
• Description: Image Sensor Monochrome CMOS 1024x1024Pixels 84-Pin JLCC
• Manufacturer: Cypress Semiconductor Corp
• Type: CMOSr

Specifications of CYIS1SM1000AA-HHC

• Sensor Image Color Type: Monochrome
• Sensor Image Size Range: >= 480,000Pixels
• Sensor Image Size: 1024x1024Pixels
• Operating Supply Voltage (typ): 5V
• Operating Temp Range: 0C to 60C
• Package Type: JLCC
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 84
• Package: 84JLCC
• Image Size: 1024x1024 Pixels
• Color Sensing: Monochrome
• Operating Temperature: 0 to 60 °C
• Operating Supply Voltage: 5 V
• Lead Free Status / RoHS Status: Not Compliant

Table 6. Timing Constraints of Line Sequence
Pixel Read Out Timing
Figure 6
sequence. The external digital controller presents a column
address that is latched by the rising edge of the LD_X pulse. After
decoding the X- address the column selection is clocked in the
X- register by CLK-X. The output amplifier uses the same pulse
to subtract the pixel output level from the pixel reset level and the
signal level. This causes a pipeline effect such that the analog
output of the first pixel is effectively present at the device output
terminal at the third rising edge of the X-CLK signal.
Document Number: 38-05714 Rev. *D
Symbol
m
e
g
h
k
f
i
l
on page 11 shows the timing of the pixel readout
100 ns
100 ns
1.6 μs
10 ns
20 ns
10 ns
Min
0
100 ns
200 ns
1 μs
Typ
g
Delay between falling edge of reset and falling edge of R.
Minimum delay between falling edge on LD_Y and rising edge of reset.
Minimum required extension of Y- address after falling edge of reset pulse.
Position of cal pulse after rising edge of S.
The cal pulse must only be given once per frame.
Duration of cal pulse.
Address set up time.
Load register value.
Address stable after load.
The ADC conversion starts at the falling edge of the CLK-ADC
signal and produces a valid digital output 20 ns after this edge.
The timing constraints are given in
Important note: The values of the X shift-register tend to leak
away after a while. Therefore, it is very important to keep the
CLK_X signal asserted for as long as the sensor is powered up.
If the sensor sits idle and CLK_X is not asserted, the leakage of
the X shift-register causeq multiple columns to be selected at
once. This forces high current through the sensor and may cause
damage.
Description
Table 7
on page 11
STAR1000
Page 10 of 20
[+] Feedback